Skip to content

FPGA Tips and Tricks

Hampus Sandberg edited this page Nov 18, 2015 · 4 revisions

Documents

  • A lot of good information available in document AN545 from Altera.
  • "Synchronous Resets? Asynchronous Resets? I am so confused! How will I ever know which to use?" Cummings, Mills

Reset Synchronizer

A good way to synchronize an external reset signal to a clock domain.

Reset Synchronizer
Reset Synchronizer

Dual-ranked flip flops - Dealing with metastability

Other names: Two-Stage Synchronizer

Clone this wiki locally