rtl
Here are 1,028 public repositories matching this topic...
Realtek RTL8821CU Driver for Linux
-
Updated
May 13, 2024 - C
Just another Software-defined radio (SDR) project and page.
-
Updated
May 13, 2024
Verilator open-source SystemVerilog simulator and lint system
-
Updated
May 13, 2024 - C++
WAL enables programmable waveform analysis.
-
Updated
May 13, 2024 - Python
The home of PHPFlasher, a PHP library for easy, customizable notification messages in web development projects. With implementations for Laravel, Symfony, and standalone use, PHPFlasher simplifies the process of adding notifications to web applications. The mono repository enables efficient collaboration and version control among developers.
-
Updated
May 13, 2024 - PHP
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
-
Updated
May 13, 2024 - Verilog
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
-
Updated
May 13, 2024 - Python
Veryl: A Modern Hardware Description Language
-
Updated
May 13, 2024 - Rust
sweetRV 🧁 is a SoC with a minimal RISC-V processor with firmware for IceSugar-Nano FPGA
-
Updated
May 13, 2024 - C++
Package of graphical and non graphical libraries for React developers
-
Updated
May 13, 2024 - TypeScript
A truly opensource camera serial interface without frills, with outstanding signal integrity, hi-rez video pipeline and remote connectivity. It's for Sony & Series7 & open FPGA makers on limited budget, yet seeking uncompromising security. All while supporting openXC7, challenging its timing-savvy, and promoting lesser-known EU boards...
-
Updated
May 13, 2024 - SystemVerilog
PostCSS plugin to automatically build Cascading Style Sheets (CSS) with Left-To-Right (LTR) and Right-To-Left (RTL) rules using RTLCSS
-
Updated
May 13, 2024 - TypeScript
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
-
Updated
May 12, 2024 - Scala
Quark is a single cycle RV32I RISC-V core, The RTL is written in BlueSpec System Verilog (BSV)
-
Updated
May 12, 2024 - Bluespec
Ma boite à outils pour projets en Delphi (et un peu Lazarus / FPC mais non testés).
-
Updated
May 12, 2024 - Pascal
23년 안에 배포, 24년엔 리팩토링
-
Updated
May 12, 2024 - TypeScript
Improve this page
Add a description, image, and links to the rtl topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the rtl topic, visit your repo's landing page and select "manage topics."