Skip to content

shawntsai0312/NTUEE_COMPUTER_ARCHITECTURE_23FALL_HOMEWORK

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

41 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Computer Architecture 23Fall Homework

author : B10901176 蔡弘祥

HW 1 : RISC-V ASSEMBLY

Simulator : Jupiter

Running Jupiter on Linux or macOS

./image/bin/jupiter # for GUI mode
./image/bin/jupiter [options] <files> # for CLI mode

Running Jupiter on Windows

image\bin\jupiter # for GUI mode
image\bin\jupiter [options] <files> # for CLI mode

HW 2 : Verilog ALU

Before running

source ./01_RTL/00_license.f
modified ./HW2/01_RTL/01_run.f
vcs ../00_TB/HW2_tb.v HW2.v -full64 -R -debug_access+all +v2k +notimingcheck +define+I<number>
number instruction
0 add
1 sub
2 and
3 or
4 slt
5 sra
6 mul
7 div
Example
vcs ../00_TB/HW2_tb.v HW2.v -full64 -R -debug_access+all +v2k +notimingcheck +define+I0

ALU will execute addition

How to Run

source ./01_RTL/01_run.f

How to Clean files

source ./01_RTL/99_clean_up.f