Discussions

• 1 You must be logged in to vote

  🙏

  Wondering Schematic Illustration Tool for SpinalHDL Documents

  hilaolu asked Apr 30, 2024 in Q&A · Unanswered

  

  

  

  

  2
• 1 You must be logged in to vote

  💡

  AFix integration with QFormat

  mrberman87 started Apr 24, 2024 in Ideas

  

  

  3
• 1 You must be logged in to vote

  💡

  Abstract HAL(Hardware abstract layer) to fit more generic usage.

  Readon started Apr 7, 2024 in Ideas

  

  

  

  

  9
• 3 You must be logged in to vote

  💡

  Tilelink support / SoC negociation framework

  Dolu1990 started May 10, 2023 in Ideas

  

  

  

  

  50
• 1 You must be logged in to vote

  💬

  Why always generate `timescale?

  yportne13 started Mar 29, 2024 in General

  

  

  1
• 1 You must be logged in to vote

  💡

  SystemVerilog Interface Support

  jijingg started Feb 21, 2024 in Ideas

  

  

  

  

  19
• 1 You must be logged in to vote

  🙏

  BRAM Bus Slave Factory

  xueweiwujxw asked Mar 20, 2024 in Q&A · Unanswered

  

  

  2
• 1 You must be logged in to vote

  🙏

  BlackBox output name

  xueweiwujxw asked Mar 19, 2024 in Q&A · Unanswered

  

  

  5
• 1 You must be logged in to vote

  🙏

  how to write an extension

  louiecaulfield asked Feb 9, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  IO of Multiple Types Error

  mrberman87 asked Jan 10, 2024 in Q&A · Answered

  

  

  

  

  4
• 1 You must be logged in to vote

  🙏

  About IOBUF usage

  xueweiwujxw asked Jan 12, 2024 in Q&A · Answered

  

  

  9
• 6 You must be logged in to vote

  📣

  Online SpinalHDL webinar December 10 2023

  Dolu1990 announced Nov 4, 2023 in Announcements

  

  

  

  

  19
• 1 You must be logged in to vote

  🙏

  SpinalTag Question

  openpowerwtf asked Dec 7, 2023 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  💡

  Adding to the lib a proper pipelining API

  Dolu1990 started Nov 6, 2023 in Ideas

  

  

  

  

  13
• 6 You must be logged in to vote

  📣

  Online SpinalHDL webinar December 16 2022

  Dolu1990 announced Nov 9, 2022 in Announcements

  

  

  

  

  64
• 1 You must be logged in to vote

  💡

  hierarchical & discrete low power clock gating

  averybadplant started Jul 20, 2023 in Ideas

  

  

  

  

  20
• 1 You must be logged in to vote

  💡

  NaxRiscv like plugin framework in spinal.lib

  Dolu1990 started Nov 6, 2023 in Ideas

  

  

  0
• 2 You must be logged in to vote

  🙏

  Axi idWidth mismatch when using Axi4Upsizer as Axi bus master

  linux1299 asked Jul 17, 2023 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  📣

  OpenCollective redistribution

  Dolu1990 announced Apr 13, 2023 in Announcements

  

  

  4
• 1 You must be logged in to vote

  💡

  May be a fast simulation object creation and assignment support is good for high level usage.

  Readon started Jun 7, 2023 in Ideas

  

  

  4
• 1 You must be logged in to vote

  💡

  On transaction level simulation.

  Readon started Oct 28, 2022 in Ideas

  

  

  

  

  5
• 1 You must be logged in to vote

  🙏

  Will SpinalHDL add support for Scala3 ? (SpinalHDL是否会加入对Scala3的支持?)

  SDTEFU asked Apr 17, 2023 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Confusion when using history

  zwxb asked Mar 30, 2023 in Q&A · Closed · Unanswered

  

  

  

  

  4
• 2 You must be logged in to vote

  🙏

  How to infer a block RAM with initialContent?

  klemetsson asked Jan 18, 2023 in Q&A · Unanswered

  

  

  2
• 1 You must be logged in to vote

  🙏

  What could be the best practice of a Stream wrapper of sliding window mechanism?

  dzx-dzx asked Oct 17, 2022 in Q&A · Unanswered

  

  

  

  

  16