Discussions

• 1 You must be logged in to vote

  🙏

  Rocketcore IO access

  ThomasNalapat asked May 3, 2024 in Q&A · Closed · Unanswered

  

  

  0
• 0 You must be logged in to vote

  🙏

  How to write a wrapper for Icache

  srishti-sr asked Apr 22, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  💡

  Configurable I$ banking

  eric-lefort started Apr 11, 2024 in Ideas

  

  

  1
• 1 You must be logged in to vote

  🙏

  [README Incomplete] Unable to resolve dependencies and build rocket-chip

  aliabbasi-engr asked Dec 6, 2023 in Q&A · Unanswered

  

  

  

  

  2
• 1 You must be logged in to vote

  🙏

  Any documentation on RoCC interrupt and exception?

  JL102 asked Dec 1, 2023 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  make failing under /emulator and /vcs due to mill: command not found

  AnuragMalwee asked Sep 20, 2023 in Q&A · Unanswered

  

  

  

  

  2
• 1 You must be logged in to vote

  🙏

  Anything special I need to do to get RoCC commands to work in a Firesim simulation?

  JL102 asked Oct 18, 2023 in Q&A · Answered

  

  

  6
• 1 You must be logged in to vote

  🙏

  Enabling h-extension

  FrancoAuri96 asked Sep 29, 2023 in Q&A · Unanswered

  

  

  2
• 1 You must be logged in to vote

  🙏

  Is it possible to add print in rocketchip?

  wasd003 asked Jul 19, 2023 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  How to evaluate branch predictors

  Rai0Catodic0 asked Jun 28, 2023 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  how to express the address range of 0x0 to 0xFFBF_FFFF in AddressSet?

  xlgforever asked Jun 28, 2023 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  How do I import freechips & rocket-chip?

  JL102 asked Jun 21, 2023 in Q&A · Unanswered

  

  

  5
• 1 You must be logged in to vote

  🙏

  Timing get worse ???

  build

  IC-Dream asked Jun 28, 2018 in Q&A · Unanswered

  

  

  

  

  5
• 1 You must be logged in to vote

  🙏

  How to understand the role of top-level signals in Rocket?

  tengwu asked Jun 1, 2023 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  🙏

  Question about riscv-tests and asm-test

  ZhaoHaowenn asked May 11, 2023 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  🙏

  how to remove debug module SimDTM

  ZhaoHaowenn asked Apr 19, 2023 in Q&A · Answered

  

  

  4
• 1 You must be logged in to vote

  💡

  Resume groups

  markuslauterbach started Mar 21, 2023 in Ideas

  

  

  2
• 1 You must be logged in to vote

  🙏

  Resetting a RocketTile/Core - Simulating a context switch

  ggeier asked Mar 9, 2023 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Does Rocket-core or BOOM implement hypervisor extension?

  sammy17 asked Feb 10, 2023 in Q&A · Answered

  

  

  1
• 5 You must be logged in to vote

  📣

  Submit a Talk to the First FireSim and Chipyard User/Developer Workshop @ ASPLOS 2023!

  jerryz123 announced Jan 31, 2023 in Announcements

  

  

  0
• 1 You must be logged in to vote

  🙏

  multiplication and division parameter usage (MulDivParams)

  question documentation

  ppoocde asked May 24, 2018 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Does Rocket/BOOM implement any type of IOMMU?

  sammy17 asked Dec 5, 2022 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  💬

  Code Anatomy on FrontEnd(including ICache, BTB, BHT, RAS and more)

  jerryhethatday started Nov 21, 2022 in General

  

  

  0
• 2 You must be logged in to vote

  🙌

  Code Anatomy for PTW and TLB module in mind map form

  jerryhethatday started Nov 9, 2022 in Show and tell

  

  

  0
• 1 You must be logged in to vote

  🙌

  Code Anatomy for DCache(blocking version) in mind map form

  jerryhethatday started Oct 29, 2022 in Show and tell

  

  

  0