Discussions

• 1 You must be logged in to vote

  💡

  Verilog models (functional / timing) in Sky130 libs desired?

  ubfx started Jan 9, 2024 in Development · Closed

  

  

  3
• 1 You must be logged in to vote

  #️⃣

  Mixed-signal

  ali-zeinolabedin asked Jul 17, 2023 in Help (Q&A) · Unanswered

  

  

  2
• 1 You must be logged in to vote

  #️⃣

  OpenROAD mismatch version while running with conda env

  vijayank88 asked Dec 22, 2022 in Help (Q&A) · Unanswered

  

  

  

  

  11
• 1 You must be logged in to vote

  #️⃣

  Help with Cryptech ECDSA

  bat52 asked Dec 21, 2022 in Help (Q&A) · Closed · Unanswered

  

  

  5
• 1 You must be logged in to vote

  #️⃣

  How does it compare to Bazel?

  Ciprian167 asked Oct 28, 2022 in Help (Q&A) · Unanswered

  

  

  2
• 1 You must be logged in to vote

  #️⃣

  Synthesis reports

  suppamax asked Aug 17, 2022 in Help (Q&A) · Unanswered

  

  

  1
• 1 You must be logged in to vote

  #️⃣

  Is there a way to read in a DEF and use SiliconCompiler to route it?

  jarvis-lorry asked Aug 8, 2022 in Help (Q&A) · Answered

  

  

  2
• 1 You must be logged in to vote

  #️⃣

  Porting a new PDK

  jarvis-lorry asked Jun 21, 2022 in Help (Q&A) · Unanswered

  

  

  1
• 1 You must be logged in to vote

  #️⃣

  load library

  ValeriiPlumerai asked May 24, 2022 in Help (Q&A) · Unanswered

  

  

  10
• 1 You must be logged in to vote

  💡

  Support for VHDL

  suppamax started Mar 9, 2022 in Development

  

  

  

  

  21
• 1 You must be logged in to vote

  #️⃣

  Installing xyce

  jarvis-lorry asked May 4, 2022 in Help (Q&A) · Answered

  

  

  

  

  3
• 1 You must be logged in to vote

  💡

  Equivalence check

  suppamax started Mar 9, 2022 in Development

  

  

  

  

  4
• 1 You must be logged in to vote

  💡

  Template Floorplan

  AllenDBoston started Mar 21, 2022 in Development

  

  

  1
• 1 You must be logged in to vote

  #️⃣

  hierarchical flow w/ place_macro()

  AllenDBoston asked Mar 3, 2022 in Help (Q&A) · Answered

  

  

  5
• 1 You must be logged in to vote

  #️⃣

  Only synthesis

  suppamax asked Mar 10, 2022 in Help (Q&A) · Answered

  

  

  

  

  3
• 1 You must be logged in to vote

  #️⃣

  SC 'place' step and issue with small Verilog designs

  AllenDBoston asked Mar 3, 2022 in Help (Q&A) · Answered

  

  

  

  

  3
• 1 You must be logged in to vote

  💡

  Using siliconcompiler with custom flow

  gretzteam started Mar 8, 2022 in Development

  

  

  3
• 1 You must be logged in to vote

  #️⃣

  Place command failed

  suppamax asked Mar 9, 2022 in Help (Q&A) · Unanswered

  

  

  1
• 1 You must be logged in to vote

  #️⃣

  Is there a way to avoid copying artefacts from step to step

  suzizecat asked Feb 17, 2022 in Help (Q&A) · Answered

  

  

  2
• 1 You must be logged in to vote

  #️⃣

  Quickstart guide

  jarvis-lorry asked Jan 26, 2022 in Help (Q&A) · Answered

  

  

  6
• 1 You must be logged in to vote

  #️⃣

  Journey through custom setup of SKY130

  suzizecat asked Jan 12, 2022 in Help (Q&A) · Unanswered

  

  

  

  

  17
• 3 You must be logged in to vote

  💡

  https://server.siliconcompiler.com/ doesn't resolve

  stringinator started Dec 7, 2021 in Development

  

  

  

  

  9
• 1 You must be logged in to vote

  📣

  Welcome to SiliconCompiler Discussions!

  aolofsson announced Nov 8, 2021 in Announcements

  

  

  

  

  18