Skip to content

Issues: lnis-uofu/OpenFPGA

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

95 Open 328 Closed
95 Open 328 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Failed to execute openfpga flow - 00_and2_MIN_ROUTE_CHAN_WIDTH
#1660 opened May 9, 2024 by Gurusatwik
CBx/CBy support input ports from grid outputs
#1644 opened May 2, 2024 by tangxifan
1
Power analysis report
#1626 opened Apr 16, 2024 by Gurusatwik
1
VPR flat_routing support
#1611 opened Apr 3, 2024 by alaindargelas
2
Repack failure for nets with multiple destinations within a complex block.
#1588 opened Mar 3, 2024 by Crossbomber
1
the output file which contains the position of macros
#1575 opened Feb 20, 2024 by ducminhnguyen123
1
synthesis timing error
#1543 opened Jan 28, 2024 by anudeepdharavathu
Contributor guide link in README is broken
#1534 opened Jan 23, 2024 by DeflateAwning
1
Maintain backward compatibility for concat_pass_wire
#1531 opened Jan 23, 2024 by alaindargelas
Full testbench is not working
#1528 opened Jan 22, 2024 by ducminhnguyen123
9
The config of the server execute openfpga
#1526 opened Jan 19, 2024 by ducminhnguyen123
different area between 10LUTs and 1LUT
#1513 opened Jan 12, 2024 by ducminhnguyen123
5
ql_memory_bank reading bitstream back
#1503 opened Jan 3, 2024 by mustafaarslan0
2
vpr is so slow with large circuit
#1502 opened Jan 3, 2024 by ducminhnguyen123
4
LUT Internal Multiplexer: Custom Verilog File
#1498 opened Dec 22, 2023 by AidanJacobsen
questions about a resource-efficient eFPGA design
#1494 opened Dec 15, 2023 by Chris202305
Additional inputs for Fracturable LUTs to increase logic capacity
#1488 opened Dec 12, 2023 by mustafaarslan0
6
Support LUTRAM mode in FPGA fabric
#1471 opened Dec 4, 2023 by chungshien
@tangxifan @chungshien
7
Run OPENFPGA failed with VPR_BLIF
#1460 opened Nov 27, 2023 by anhdv2000
About the constraints for tileable routing
#1453 opened Nov 21, 2023 by narutozxp
Undefined Outputs on Example And2 Benchmark
#1448 opened Nov 16, 2023 by AllenDBoston
2
How does OpenFPGA deal with custom switch block?
#1440 opened Nov 14, 2023 by narutozxp
1
How does top_left work?
#1438 opened Nov 10, 2023 by narutozxp
1
Option to apply turbo bitstream loading in full testbenches for CCFF v2.0
#1424 opened Nov 1, 2023 by tangxifan
1
Fabric module naming changes module names but does not change instantiation and .v file names
#1418 opened Oct 25, 2023 by mustafaarslan0
1
ProTip! Updated in the last three days: updated:>2024-05-11.