You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
According to the document of OpenFPGA, The supported connecting patterns are subset, universal and wilton in each switch block. However, even if I used the custom switch block, it still generates verilog code, so, would it conflict with the option of tileable?
The text was updated successfully, but these errors were encountered:
@narutozxp The custom switch block is not yet supported by OpenFPGA when you use the tileable routing. If you turn off the tileable routing in architecture description, it will be effective.
If it bothers too much, I will consider to throw a fatal error in such case.
According to the document of OpenFPGA, The supported connecting patterns are subset, universal and wilton in each switch block. However, even if I used the custom switch block, it still generates verilog code, so, would it conflict with the option of tileable?
The text was updated successfully, but these errors were encountered: