Skip to content
View aliabbasi-engr's full-sized avatar
1 follower · 2 following

Highlights

  • Pro
Block or Report

Block or report aliabbasi-engr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
aliabbasi-engr/README.md

Hi there 👋

My name is Ali!

I have just started making my way in engineering! (Someone who has recently started his graduate studies.😅)

  • 😊 I'm interested in the world of digital design!
  • 🌱 I’m currently working on AXI-compliant memory simulation and memory controllers.
  • 💬 Ask me about logic circuits, that's the art of my life!
  • 🎸 I'm an electric guitar player!
  • 📫 How to reach me: LinkedIn

Pinned

  1. aes-verilog aes-verilog Public

    Verilog 1

  2. fir-vhdl fir-vhdl Public

    VHDL 1

  3. neural-network-vhdl neural-network-vhdl Public

    VHDL 3

  4. tsp-genetic tsp-genetic Public

    C#

  5. logic-analyzer-vhdl logic-analyzer-vhdl Public

    VHDL 2

  6. cpu-scheduling cpu-scheduling Public

    C#