DaCH: dataflow cache for high-level synthesis.
-
Updated
Jul 27, 2023 - C++
DaCH: dataflow cache for high-level synthesis.
FPGA Acceleration for the LoFreq variant caller
Accelerated Stencil Computation with Optimized Dataflow Architecture on FPGAs
Flexible Linear Algebra with Matrix-Empowered Synthesis (for Vitis HLS)
A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that generates primes and sums them up over an AXI memory interface.
A Vitis & Vivado project (for the Basys3 board (Atrix-7 FPGA)) that reads integers input on the switches sequentially, adds them up and displays them on the 7 segment diaplay. Demonstrates Microblaze, AXI and AXI streams.
An Optimal Microarchitecture for Stencil Computation Acceleration Based on Nonuniform Partitioning of Data Reuse Buffers on FPGAs
Hardware accelerator for Image processing in FPGA
Add a description, image, and links to the vitis-hls topic page so that developers can more easily learn about it.
To associate your repository with the vitis-hls topic, visit your repo's landing page and select "manage topics."