Manual and Template Sources of Logic Circuit Laboratory (Verilog Templates)
-
Updated
May 26, 2024 - C
Manual and Template Sources of Logic Circuit Laboratory (Verilog Templates)
This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a breadboard, it has the functionalities of his computer and modelled using Verilog HDL. This project was developed as a Mini Project in Digital Systems course in my 3rd semester at IIT Palakkad.
Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous F…
Verilog modules for beginners
the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
A repository containing the source codes for the Digital Design and Computer Organization Laboratory course (UE18CS2) at PES University.
Cache compression using BASE-DELTA-IMMEDIATE process in verilog
Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2
Verilog Implementation of Run Length Encoding for RGB Image Compression
Projeto de uma máquina de lanche desenvolvido como atividade final da disciplina Circuitos Lógicos II.
Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.
FPGA Digital Lock System with 7 Segment LED Display - Password changeable (Hexadecimal Passwords)
Verilog design and testbench files for Flip Flop, Counters, RAM, FIFO, Shift Registers and other sequential logic circuits
Digital circuit description to perform multiplication with data_path and control_path using verilog
simple verilog digital circuits sampels (halfAdder, fullAdder, ALSU , ...)
All the fundamental generic verilog modules in one repository. These are fundamentals by my standard, so feel free to suggest more.
Add a description, image, and links to the verilog-code topic page so that developers can more easily learn about it.
To associate your repository with the verilog-code topic, visit your repo's landing page and select "manage topics."