Skip to content
#

verilog-design

Star

Here is 1 public repository matching this topic...

snbk001 / Verilog-Design-Examples

Star 63

Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversion, Up down counter, Clock Divider, PIPO, n bit universal shift register, 4 bit LFSR, Single port RAM, Dual port RAM, Synchronous FIFO, Asynchronous F…

verilog testbenches verilog-hdl verilog-programs verilog-project verilog-code verilog-design self-checking
  • Updated Jan 29, 2024
  • Verilog

Improve this page

Add a description, image, and links to the verilog-design topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the verilog-design topic, visit your repo's landing page and select "manage topics."

Learn more