Pull requests: NationalSecurityAgency/ghidra
Pull requests list
AArch32: (Thumb32) BranchWritePC does not clear bit-0
Feature: Processor/ARM
Status: Triage
Information is being gathered
Type: Bug
Something isn't working
#6545
opened May 20, 2024 by
Sleigh-InSPECtor
Loading…
AArch32: vmvn had incorrect double-word order and number of bytes provided instead of bits in bitwise left shift
Feature: Processor/ARM
Status: Triage
Information is being gathered
Type: Bug
Something isn't working
#6544
opened May 20, 2024 by
Sleigh-InSPECtor
Loading…
AArch64: Fix fmla and fmls element count and size for halfword cases
Feature: Processor/AARCH64
Status: Triage
Information is being gathered
Type: Bug
Something isn't working
#6543
opened May 20, 2024 by
Sleigh-InSPECtor
Loading…
AArch32: vdup had destructive bitwise AND operations instead of OR and missing Thumb constructor constraints
Feature: Processor/ARM
Status: Triage
Information is being gathered
Type: Bug
Something isn't working
#6542
opened May 20, 2024 by
Sleigh-InSPECtor
Loading…
AArch64: Switch register order in faddp 4H constructor
Feature: Processor/AARCH64
Status: Triage
Information is being gathered
Type: Bug
Something isn't working
#6539
opened May 19, 2024 by
Sleigh-InSPECtor
Loading…
AArch64: Prevent resize in general FMOV for 16 bit floats
Feature: Processor/AARCH64
Status: Triage
Information is being gathered
Type: Bug
Something isn't working
#6538
opened May 19, 2024 by
Sleigh-InSPECtor
Loading…
Increase MAX_SYMBOL_NAME_LENGTH
Status: Triage
Information is being gathered
#6534
opened May 17, 2024 by
leechristensen
Loading…
AArch32: vsel "gt" condition missing NG & OV flag equality check
Feature: Processor/ARM
Status: Triage
Information is being gathered
#6531
opened May 17, 2024 by
Sleigh-InSPECtor
Loading…
AArch32: sha1su1.32 had destructive left shifts on 32-bit values before zext
Feature: Processor/ARM
Status: Triage
Information is being gathered
#6530
opened May 17, 2024 by
Sleigh-InSPECtor
Loading…
AArch32: sha1su0.32 had a destructive 64-bit left shift on a 64-bit value before zext
Feature: Processor/ARM
Status: Triage
Information is being gathered
#6529
opened May 17, 2024 by
Sleigh-InSPECtor
Loading…
AArch32: ldaexd addr src register aliased as first dest register causing second word load at the value of first load
Feature: Processor/ARM
Status: Triage
Information is being gathered
#6526
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
x86: opsize override prefix not handled for 16-bit MOVSX/MOVZX
Feature: Processor/x86
Status: Triage
Information is being gathered
#6525
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
x86: Fix aliasing issues with SIMD instructions
Feature: Processor/x86
Status: Triage
Information is being gathered
#6524
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
x86: Fix evaluation order of CMOV
Feature: Processor/x86
Status: Triage
Information is being gathered
#6523
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
x86: Use longMode context bit instead of bit64 in more places
Feature: Processor/x86
Status: Triage
Information is being gathered
#6522
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
x86: Sign-extend 32-bit immediates for 64-bit SBB instructions
Feature: Processor/x86
Status: Triage
Information is being gathered
#6521
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
x86: Fix overlap issue with INCSS/RDSSP
Feature: Processor/x86
Status: Triage
Information is being gathered
#6520
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
AArch64: Separate fmls vector subtraction into vector elements
Feature: Processor/AARCH64
Status: Triage
Information is being gathered
#6519
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
RISCV: cleaned up fmin/fmax
Feature: Processor/RISC-V
Status: Triage
Information is being gathered
#6518
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
RISCV: Implemented fclass
Feature: Processor/RISC-V
Status: Triage
Information is being gathered
#6517
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
AArch64: Fix output datatype in frint instructions
Feature: Processor/AARCH64
Status: Triage
Information is being gathered
#6516
opened May 16, 2024 by
Sleigh-InSPECtor
Loading…
x86: Fix issue with PACKUSWB when the value to convert is exactly 0x00ff
Feature: Processor/x86
Status: Triage
Information is being gathered
#6514
opened May 15, 2024 by
Sleigh-InSPECtor
Loading…
x86: Add missing float-to-integer cast operation to CVTSD2SI/CVTSD2SI
Feature: Processor/x86
Status: Triage
Information is being gathered
#6513
opened May 15, 2024 by
Sleigh-InSPECtor
Loading…
ProTip!
Adding no:label will show everything without a label.