iverilog
Here are 72 public repositories matching this topic...
☎️ UART Communication Implementation in Verilog HDL
-
Updated
Mar 22, 2022 - Verilog
Embedded Systems Lab Work
-
Updated
Dec 18, 2020 - Verilog
16-bit DADDA Multiplier design using using 5:2 compressor as the major reduction compressor and 4:2 compressor; and FullAdder and HalfAdder to simulate 3:2 and 2:2 compressors respectively.
-
Updated
May 14, 2021 - Verilog
🛠 A SDRAM controller in Verilog HDL
-
Updated
Mar 21, 2022 - Verilog
-
Updated
Jun 27, 2019 - Verilog
-
Updated
Jul 19, 2022 - Verilog
This Repository contains my code for the Digital System Design (DSD) lab during my 3rd Semester of B.Tech.
-
Updated
Nov 2, 2023 - Verilog
A collection of Verilog code snippets and assignments for computer science coursework.
-
Updated
Mar 20, 2024 - Verilog
👶🏻 My first baby steps into the world of NoC
-
Updated
Sep 1, 2022 - Verilog
Hardware Design Program Hosting By VLSI System Design (https://www.vlsisystemdesign.com/)
-
Updated
May 8, 2024 - Verilog
Laboratory Mini Project for the Course - Digital Design and Computer Organization (UE22CS251A)
-
Updated
Dec 22, 2023 - Verilog
Improve this page
Add a description, image, and links to the iverilog topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the iverilog topic, visit your repo's landing page and select "manage topics."