Skip to content

Pull requests: calyxir/calyx

New pull request New
14 Open 1,178 Closed
14 Open 1,178 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

@one_hot attribute
#2042 opened May 15, 2024 by calebmkim Loading…
[Profiling] Modifications to TDCC and scripts for first pass profiling
#2040 opened May 13, 2024 by ayakayorihiro Loading…
@ayakayorihiro
6
gen_msb: Tidying using modern eDSL
#2039 opened May 13, 2024 by anshumanmohan Loading…
1
Add bypass register primitive
#2030 opened Apr 28, 2024 by matth2k Loading…
3
Only trigger push event on main
#2025 opened Apr 25, 2024 by rachitnigam Loading…
Generate or-and trees for guarded assignments
#2024 opened Apr 25, 2024 by rachitnigam Loading…
3
Metadata
#2022 opened Apr 25, 2024 by eliascxstro Loading…
1
10
Add an IR for BTOR2 to reduce the dependencies on the C parser
#2003 opened Apr 14, 2024 by obhalerao Loading…
15
Introduce verilog -> cocotb simulation fud2 path
C: FPGA Changes for the FPGA backend C: fud2 experimental driver
#1997 opened Apr 12, 2024 by nathanielnrn Loading…
1
Improve LSP error reporting
#1950 opened Mar 1, 2024 by sgpthomas • Draft
3 of 6 tasks
2
[Do not merge] Bug with default-assigns
Type: Bug Bug in the implementation
#1930 opened Feb 20, 2024 by rachitnigam Loading…
Calyx wrapper for Berkeley HardFloat Verilog library
#1928 opened Feb 19, 2024 by jiahanxie353 Loading…
44
Supporting external writes to registers
#1875 opened Jan 28, 2024 by rachitnigam Loading…
4
Vcalyx
#1844 opened Jan 11, 2024 by hackedy • Draft
2 tasks
1
ProTip! Type g i on any issue or pull request to go back to the issue listing page.