#

rv32emc

Here is 1 public repository matching this topic...

syntacore / scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

core riscv rtl ip verilog risc-v rv32i rv32e rv32imc rv32emc

Updated May 6, 2024
SystemVerilog

Improve this page

Add a description, image, and links to the rv32emc topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the rv32emc topic, visit your repo's landing page and select "manage topics."