Intermediate Language (IL) for Hardware Accelerator Generators
-
Updated
May 15, 2024 - Rust
Intermediate Language (IL) for Hardware Accelerator Generators
XLS: Accelerated HW Synthesis
The repository contains the coursework in the EE6470 course of NTHU's Electronic System Level Design and Synthesis.
DaCe - Data Centric Parallel Programming
Allo: A Programming Model for Composable Accelerator Design
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
PandA-bambu public repository
A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
Multi-Clock Dataflow Automation and Throughput Optimization in High-Level Synthesis
Time-sensitive affine types for predictable hardware generation
This project is part of the B.Tech degree in Electronics and Telecommunication Engineering at KIIT University.
Implementation of the N^2-formulation of N-body simulation with Vivado HLS for SDAccel platforms.
A formally verified high-level synthesis tool based on CompCert and written in Coq.
Transpiles a subset of Python functions into synthesizable SystemVerilog.
NOTE: this repository is obsolete, please checkout https://github.com/EPFL-LAP/dynamatic. A fork of the Dynamatic HLS compiler from https://github.com/lana555/dynamatic
high abstraction synthesis
Small designs made using Catapult-based HLS (C++ / SystemC)
Add a description, image, and links to the high-level-synthesis topic page so that developers can more easily learn about it.
To associate your repository with the high-level-synthesis topic, visit your repo's landing page and select "manage topics."