Discussions

• 1 You must be logged in to vote

  💬

  slice built-in function example

  pbelecky started Nov 30, 2021 in General · Closed

  

  

  2
• 2 You must be logged in to vote

  💡

  Lower function invocations to Verilog module instantiations

  joachimschmidt557 started Jun 27, 2022 in Ideas

  

  

  2
• 1 You must be logged in to vote

  💬

  Chatroom

  lachlansneff started Nov 29, 2021 in General

  

  

  1
• 1 You must be logged in to vote

  🙏

  Unoptimised verilog code (simple_add example)

  RohitPatil555 asked May 19, 2021 in Q&A · Unanswered

  

  

  2
• 1 You must be logged in to vote

  🙏

  Ubuntu 18.04 build error

  KuiWei004 asked Mar 20, 2021 in Q&A · Unanswered

  

  

  

  

  3
• 1 You must be logged in to vote

  💬

  Welcome to xls Discussions!

  cdleary started Dec 10, 2020 in General

  

  

  0