Skip to content
#

vlsi-router-design

Here is 1 public repository matching this topic...

This project presents a scalable, high-performance VLSI router architecture for Network-on-Chip (NoC) platforms, using Code Division Multiple Access (CDMA) to enable concurrent data transfers with reduced latency and power consumption. Built with Verilog HDL and implemented on an Artix-7 FPGA.

  • Updated Jul 4, 2025
  • Verilog

Improve this page

Add a description, image, and links to the vlsi-router-design topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the vlsi-router-design topic, visit your repo's landing page and select "manage topics."

Learn more