Simple Pipelined 32 bit RISC Processor
-
Updated
Feb 20, 2021 - Verilog
Simple Pipelined 32 bit RISC Processor
This is part of EC383 - Mini Project in VLSI Design.
A System Verilog processor design of a single cycle MIPS architecture
Add a description, image, and links to the verilog-processor topic page so that developers can more easily learn about it.
To associate your repository with the verilog-processor topic, visit your repo's landing page and select "manage topics."