System-Verilog implementation of the ACDMA crossbar
-
Updated
Nov 25, 2018 - SystemVerilog
System-Verilog implementation of the ACDMA crossbar
Research based implementation of a genetic algorithm for routing 'flits' in an NoC
Network-on-Chip Simulation using Noxim
Researching on Multi/Many-core Power-gating based on Network-on-Chip
GeNoC - Software implementation of the evolutionary computation method for the synthesis of quasi-optimal topologies for Networks-on-Chip
Convolutional Neural Networks for Verilog High-Level Synthesis
University assignment, will soon be refactored
Introduction about Embedded systems lab, University of Florida
Reconfigurable network on chip architecture for accelerating stochastic models
A 2x2 mesh NoC compatible with AXI streaming interface
A demonstrator of Hermes network-on-chip communicating with the ARM processor
Zynq PS connected to a Hermes networkn-on-chip router via AXI streaming interface
Non-intrusive packet delivery monitoring service for Networks-on-Chip (NoCs) focusing on real-time systems. Hardware verification and development in C++/SystemC using the Visual Studio 2017 IDE.
Vivado test IP for Hermes NoC Router
Optimal circulant graphs generating results dataset
UOCNS simulator in Spring enviroment
A Vivado IP of Hermes network-on-chip router with AXI streaming interfaces
Add a description, image, and links to the network-on-chip topic page so that developers can more easily learn about it.
To associate your repository with the network-on-chip topic, visit your repo's landing page and select "manage topics."