5 stage pipelined RISC-V core with AXI3 bus protocol between the directly mapped cache and main memory.
arm
pipeline
cache
processor
verilog
systemverilog
computer-architecture
testbench
verilog-hdl
risc-v
digitaldesign
axi3
-
Updated
May 28, 2022 - Verilog