Given A and B are 64 bit inputs. With two selection lines s1 and s0 to perform the operations, A+B, A-B, AB, C+AB. The above files have Verilog code files and self checking testbench.
Here the Addition and Subtraction operation done using A + (-1)^s * B. Multiplication is done using 'Baugh Wooley multiplier'.