New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Ultrawide Core Fixes #476
base: master
Are you sure you want to change the base?
Ultrawide Core Fixes #476
Conversation
Does this actually work? Its pretty cool if it does. I suspect there may be some bug in the global history maintenance logic that reduces bpred performance, I assume its 2x 128b banks? |
I was able to run Dhrystone before doing the store pipe thing - got a score of 11500 Dhrystones/MHz. The store pipe thing doesn't work yet. |
…n last port so they don't get block by loads as often).
bump to firesim dev that will become master
Add configs with 256-bit fetch and >2 memory pipes.