Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Initial ecc llc integration #125

Draft
wants to merge 33 commits into
base: astral-new
Choose a base branch
from
Draft

Conversation

Aquaticfuller
Copy link
Collaborator

No description provided.

thommythomaso and others added 18 commits March 14, 2024 23:27
* Bender.yml: Update dependencies

* axi_vga: Bump version to include an essential performance update

* Bender.yml: Switch to released version

* doc: Add new parameters, fix typo

---------

Co-authored-by: Paul Scheffler <paulsc@iis.ee.ethz.ch>
Co-authored-by: Philippe Sauter <phsauter@ethz.ch>
Fix a typo in the `reg_rsp_t` parameter. This is not very critical as
it isn't used, but perhaps it can prevent future headache.

Signed-off-by: Nils Wistoff <nwistoff@iis.ee.ethz.ch>
* target/sim: Add JTAG tasks to read/write 32b registers

* target/sim: Add JTAG task to halt and load binary

Can be used by platforms to halt CVA6 and preload a shared memory when
execution happens on domains different than Cheshire.

* target/sim: Clean up added tasks

---------

Co-authored-by: Paul Scheffler <paulsc@iis.ee.ethz.ch>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

6 participants