Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Astral new #110

Draft
wants to merge 10 commits into
base: astral
Choose a base branch
from
Draft

Astral new #110

wants to merge 10 commits into from

Conversation

yvantor
Copy link
Contributor

@yvantor yvantor commented Mar 9, 2024

No description provided.

alex96295 and others added 5 commits March 5, 2024 14:27
* target/sim: Add JTAG tasks to read/write 32b registers

* target/sim: Add JTAG task to halt and load binary

Can be used by platforms to halt CVA6 and preload a shared memory when
execution happens on domains different than Cheshire.

* target/sim: Clean up added tasks

---------

Co-authored-by: Paul Scheffler <paulsc@iis.ee.ethz.ch>
* hw: Add `RegAdaptMemCut` inside `axi_to_reg_v2`

* Bender.yml: Update `register_interface`

* target/xilinx: Clean up flow, multi-board support, add VCU128

* sw: Update CVA6 SDK, add multi-device-tree flow

* doc: Add new Xilinx target features

* target/xilinx: Make utility targets weekly depend on input files

* util: Add HS2 OpenOCD script, amend docs

* doc: Some cleanup

* nonfree: Update

* doc: Fix typo

---------

Co-authored-by: Cyril Koenig <cykoenig@iis.ee.ethz.ch>
@yvantor yvantor marked this pull request as draft March 10, 2024 20:24
@yvantor yvantor marked this pull request as ready for review April 20, 2024 08:52
@yvantor yvantor marked this pull request as draft April 20, 2024 08:54
@yvantor yvantor self-assigned this Apr 20, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

3 participants