triple: Add riscv32be riscv64be support#4648
Merged
hanniavalera merged 1 commit intomicrosoft:mainfrom Jan 30, 2026
Merged
Conversation
hanniavalera
force-pushed
the
riscv32be_riscv64be
branch
from
5ba43f8 to
41c83ba
Compare
Contributor
Author
|
@hanniavalera ping for merge |
Contributor
|
@lygstate please update the branch, create a changelog entry under section 1.23 and a new subsection titled Improvements (since this isn't a bug fix), and then i can merge, thanks! |
lygstate
force-pushed
the
riscv32be_riscv64be
branch
from
41c83ba to
8730830
Compare
Signed-off-by: Yonggang Luo <luoyonggang@gmail.com>
lygstate
force-pushed
the
riscv32be_riscv64be
branch
from
8730830 to
ca315e7
Compare
hanniavalera
approved these changes
Jan 30, 2026
Contributor
|
Thank you for providing this new feature, thanks! |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Whe have riscv32be and riscv64be according to
https://gcc.gnu.org/onlinedocs/gcc-12.1.0/gcc/RISC-V-Options.html#:~:text=The%20default%20is%20to%20take%20advantage%20of%20linker%20relaxations.&text=Emit%20(do%20not%20emit)%20RISC,requires%20at%20least%20binutils%202.32.&text=Control%20how%20GCC%20aligns%20variables,'%20xlen%20'%20is%20the%20default.&text=Generate%20big%2Dendian%20code.,%2D*%2D*%20'%20target.&text=Generate%20little%2Dendian%20code.,%2D*%2D*%20'%20target.&text=Generate%20stack%20protection%20code%20using,use%20within%20the%20Linux%20kernel.