Skip to content

Release v1.1.541

Latest
Compare
Choose a tag to compare
@tangxifan tangxifan released this 22 Sep 04:24
· 1995 commits to master since this release
62ec82c

Release v1.1.541

This is NOT a long-term support version!!!

For some reason, the package released by Github is wrong. Please see the correct package HERE

Correct commit id: 8ee3fb8

This is the last release before the major organization #747 !!!

🔥 After 541 commits since last release, OpenFPGA has experienced several major updates.

  • Now support pin constraint file for I/O constraints, including the customization on pin table file.
  • Support I/O at any location of FPGA fabrics, and I/O indexing now follows a natural way (clockwise) throughout the fabric
  • Include Configuration Region Statistics in Bitstream Distribution Report
  • Alleviate the huge memory consumption in support large FPGA devices using memory bank protocols
  • Now .act file is no longer required in openfpga_flow/task when power analysis option is off
  • Fixed a critical bug in uniquifying routing blocks. More unique modules can be detected, reducing physical design challenges
  • Enhanced GSB writer with more flexibility

What's Changed

  • [CI] Update patch updater due to release v1.1.0 by @tangxifan in #547
  • Pulling refs/heads/master into master by @github-actions in #548
  • Bump yosys-plugins from 0fa6d61 to 770b917 by @dependabot in #546
  • Bump yosys-plugins from 770b917 to 57a3b87 by @dependabot in #550
  • Pulling refs/heads/master into master by @github-actions in #552
  • Now preconfigured Verilog wrapper can handle config_enable signals correctly by @tangxifan in #556
  • Fixed a bug in config_enable support for preconfigured testbenches by @tangxifan in #558
  • Pulling refs/heads/master into master by @github-actions in #559
  • Bump yosys-plugins from 57a3b87 to 61db11f by @dependabot in #557
  • Merge fixes for post layout netlist/sdf generation for blackbox modules by @tpagarani in #554
  • Bump yosys-plugins from 61db11f to e40caae by @dependabot in #560
  • Pulling refs/heads/master into master by @github-actions in #561
  • Bump yosys-plugins from e40caae to 69a541c by @dependabot in #563
  • Pulling refs/heads/master into master by @github-actions in #566
  • Bump yosys-plugins from 69a541c to 6a80e6e by @dependabot in #567
  • Bump yosys-plugins from 6a80e6e to b02792d by @dependabot in #570
  • Post layout netlist by @tpagarani in #564
  • Bump yosys-plugins from b02792d to ecfc0af by @dependabot in #572
  • Pulling refs/heads/master into master by @github-actions in #571
  • Pulling refs/heads/master into master by @github-actions in #575
  • Bump yosys-plugins from ecfc0af to 6d51ff0 by @dependabot in #579
  • Pulling refs/heads/master into master by @github-actions in #581
  • Post layout by @tpagarani in #580
  • Bump yosys-plugins from 6d51ff0 to 8dbda8d by @dependabot in #582
  • Pulling refs/heads/master into master by @github-actions in #584
  • Bump yosys-plugins from 8dbda8d to af72a89 by @dependabot in #585
  • Pulling refs/heads/master into master by @github-actions in #586
  • Bump yosys-plugins from af72a89 to c87f7b0 by @dependabot in #587
  • Now port/wire names uses "__" to avoid collision FPGA global ports by @tangxifan in #588
  • Pulling refs/heads/master into master by @github-actions in #589
  • fix openfpga_digest functions to work on WIN32(MinGW-w64-g++) by @coolbreeze413 in #592
  • Pulling refs/heads/master into master by @github-actions in #593
  • Bump yosys-plugins from c87f7b0 to d849fd4 by @dependabot in #591
  • Now fabric generator supports a global port from partial bits of physical tile ports by @tangxifan in #594
  • Pulling refs/heads/master into master by @github-actions in #595
  • Bump yosys-plugins from d849fd4 to a2a80a1 by @dependabot in #596
  • Pulling refs/heads/master into master by @github-actions in #598
  • Fix a small typo to trigger the CI flow. by @taoli4rs in #600
  • Pulling refs/heads/master into master by @github-actions in #602
  • Bump yosys-plugins from a2a80a1 to 46810a5 by @dependabot in #599
  • Bump yosys-plugins from 46810a5 to 40a1431 by @dependabot in #604
  • Pulling refs/heads/master into master by @github-actions in #605
  • Include Configuration Region Statistics in Bitstream Distribution Report File by @tangxifan in #608
  • Pulling refs/heads/master into master by @github-actions in #610
  • Bump yosys-plugins from 40a1431 to d64a754 by @dependabot in #612
  • Pulling refs/heads/master into master by @github-actions in #613
  • Bump yosys-plugins from d64a754 to 1256b0a by @dependabot in #617
  • [Engine] Now GSB output file contains segments name and pin name in SB module by @tangxifan in #618
  • Pulling refs/heads/master into master by @github-actions in #619
  • [Test] Add a new test case to validate the fix_pins option by @tangxifan in #620
  • Bump yosys-plugins from 1256b0a to 8ae5bf7 by @dependabot in #622
  • Bump yosys-plugins from 8ae5bf7 to ff70a90 by @dependabot in #623
  • Pulling refs/heads/master into master by @github-actions in #621
  • Bump yosys-plugins from ff70a90 to d09ffc1 by @dependabot in #624
  • Pulling refs/heads/master into master by @github-actions in #625
  • Bump yosys-plugins from d09ffc1 to c19f808 by @dependabot in #630
  • Pulling refs/heads/master into master by @github-actions in #633
  • Added Binder interface by @ganeshgore in #632
  • Added create-task shortcut in openfpga shell scripts by @ganeshgore in #635
  • Pulling refs/heads/master into master by @github-actions in #638
  • Bump yosys-plugins from c19f808 to f79f203 by @dependabot in #636
  • Added option to copy example projects by @ganeshgore in #637
  • Skipped large fabric_independent_bitstream.xml writing in CI by @ganeshgore in #642
  • Pulling refs/heads/master into master by @github-actions in #644
  • Bump yosys-plugins from f79f203 to cfd794b by @dependabot in #641
  • Minor enhancements in openfpga.sh script by @ganeshgore in #643
  • Pulling refs/heads/master into master by @github-actions in #646
  • Support Negative Edge Flip-flop by @tangxifan in #647
  • Pulling refs/heads/master into master by @github-actions in #648
  • Bump yosys-plugins from cfd794b to 00590be by @dependabot in #649
  • Pulling refs/heads/master into master by @github-actions in #650
  • Updated documentation on how to execute with docker by @ganeshgore in #651
  • Bump yosys-plugins from 00590be to 2fa356d by @dependabot in #652
  • Pulling refs/heads/master into master by @github-actions in #653
  • Added user to the docker image by @ganeshgore in #654
  • Bump yosys-plugins from 2fa356d to aadd173 by @dependabot in #655
  • Pulling refs/heads/master into master by @github-actions in #656
  • Bump yosys-plugins from aadd173 to 14452cf by @dependabot in #658
  • Now Version is in a separated file VERSION.md by @tangxifan in #660
  • Pulling refs/heads/master into master by @github-actions in #661
  • Hotfix on regression test scripts and documentation by @tangxifan in #659
  • Fixing docker based regression test by @ganeshgore in #662
  • [Bugfix] dockerfile by @ganeshgore in #664
  • [Bugfix] dockerfile by @ganeshgore in #665
  • Pulling refs/heads/master into master by @github-actions in #666
  • Bump yosys-plugins from 14452cf to fe8fe89 by @dependabot in #663
  • Reduce Peak Memory Usage of Fabric Bitstream Database by @tangxifan in #669
  • Pulling refs/heads/master into master by @github-actions in #671
  • Adding vpr tcl by @ManadherRS in #681
  • Pulling refs/heads/master into master by @github-actions in #682
  • Bump yosys-plugins from fe8fe89 to d2af8ad by @dependabot in #689
  • Fix tileable rr graph read/write issue. by @taoli4rs in #680
  • Pulling refs/heads/master into master by @github-actions in #690
  • Bump yosys-plugins from d2af8ad to c9af547 by @dependabot in #692
  • Pulling refs/heads/master into master by @github-actions in #693
  • fix format_ptc_num() issues by @coolbreeze413 in #699
  • VPR: add second netlist writer for merged multi-bits ports by @lpawelcz in #700
  • VPR: handle unconnected ports by @lpawelcz in #698
  • Bump yosys-plugins from c9af547 to 75df29e by @dependabot in #696
  • Add support for (MinGW gcc) Windows build by @coolbreeze413 in #695
  • VPR: validate EBLIF parameters and fix them in verilog netlist writer by @lpawelcz in #697
  • Pulling refs/heads/master into master by @github-actions in #701
  • Bump yosys-plugins from 75df29e to 6bc9630 by @dependabot in #702
  • Pulling refs/heads/master into master by @github-actions in #703
  • Bump yosys-plugins from 6bc9630 to d149693 by @dependabot in #707
  • Pulling refs/heads/master into master by @github-actions in #709
  • Bump yosys-plugins from d149693 to 8aa193b by @dependabot in #711
  • Pulling refs/heads/master into master by @github-actions in #712
  • Bump yosys-plugins from 8aa193b to 9d3f0b6 by @dependabot in #713
  • Pulling refs/heads/master into master by @github-actions in #714
  • VPR: netlist writer: sdf: don't escape '[' and ']' chars for black boxes by @lpawelcz in #716
  • Bump yosys-plugins from 9d3f0b6 to e71ace5 by @dependabot in #715
  • Pulling refs/heads/master into master by @github-actions in #717
  • Add constrain_pin_location command in openfpga; add full flow test. by @taoli4rs in #719
  • Bump yosys-plugins from e71ace5 to 52cdcc4 by @dependabot in #720
  • Fixes for VPR timing node remapping by @mkurc-ant in #722
  • Pulling refs/heads/master into master by @github-actions in #723
  • Update compile.rst to avoid confusion in #724 by @tangxifan in #725
  • Update unit test data. by @taoli4rs in #728
  • Pulling refs/heads/master into master by @github-actions in #729
  • Now OpenFPGA can output I/O location information to an XML file by @tangxifan in #731
  • Pulling refs/heads/master into master by @github-actions in #733
  • Refactor libpcf to integrate libpinconstrain, librepackdc; Rewrite libpinconstrain by @tangxifan in #732
  • Pulling refs/heads/master into master by @github-actions in #735
  • Bump yosys-plugins from 52cdcc4 to 3b3dcc5 by @dependabot in #736
  • Now .act file is no longer required in openfpga_flow/task when power analysis option is off by @tangxifan in #737
  • add include to fix compilation issues on Windows (MinGW x64 g++) by @coolbreeze413 in #739
  • Bump yosys-plugins from 52cdcc4 to 3b3dcc5 by @dependabot in #738
  • Pulling refs/heads/master into master by @github-actions in #740
  • Bump yosys-plugins from 3b3dcc5 to ebd8fa8 by @dependabot in #741
  • Pulling refs/heads/master into master by @github-actions in #742
  • Bump yosys-plugins from ebd8fa8 to da93173 by @dependabot in #744
  • Pulling refs/heads/master into master by @github-actions in #745
  • Bump yosys-plugins from da93173 to 0713ed7 by @dependabot in #752
  • Enhanced GSB writer with more flexibility by @tangxifan in #751
  • Pulling refs/heads/master into master by @github-actions in #754
  • [engine] fixed a bug which causes errors when writing unique GSB to f… by @tangxifan in #755
  • Pulling refs/heads/master into master by @github-actions in #757
  • [test] now no timestamp test case covers gsb files by @tangxifan in #759
  • Pulling refs/heads/master into master by @github-actions in #761
  • Bitstream encoding - Resolve the limitation in support large FPGA devices using memory bank protocols by @tangxifan in #760
  • add declaration to fix gcc error by @coolbreeze413 in #762
  • Pulling refs/heads/master into master by @github-actions in #763
  • Expand the no_time_stamp test case to bigger layout size by @tangxifan in #767
  • Pulling refs/heads/master into master by @github-actions in #768
  • Now switch_id is no longer a metric to fail GSB mirrorable functions but circuit model is. by @tangxifan in #766
  • Pulling refs/heads/master into master by @github-actions in #770
  • Subtile syntax by @tangxifan in #775
  • Pulling refs/heads/master into master by @github-actions in #777
  • Test reset signal from a global network to drive an LUT input by @tangxifan in #780
  • Pulling refs/heads/master into master by @github-actions in #786
  • Support I/Os in the center of the FPGA fabric by @tangxifan in #785
  • Pulling refs/heads/master into master by @github-actions in #787
  • Now I/O indexing follows a natural way (clockwise) throughout the fabric. by @tangxifan in #792
  • Pulling refs/heads/master into master by @github-actions in #794
  • [test] Now git diff in basic regression tests should capture the changes on golden outputs by @tangxifan in #800
  • Pulling refs/heads/master into master by @github-actions in #802

New Contributors

Full Changelog: v1.1.0...v1.2.0