Skip to content
View kagandikmen's full-sized avatar

Highlights

  • Pro

Organizations

@neuroTUM

Block or report kagandikmen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Qu Qu Public

    The Qu Processor: Superscalar, out-of-order, speculative, 32 bit, RISC-V.

    SystemVerilog 3 1

  2. TPU.sv TPU.sv Public

    Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1

    SystemVerilog 18 1

  3. V-FRONT V-FRONT Public

    Where it all begins: Five-stage 32-bit RISC-V CPU in Verilog (Educational, RV32I 2.1 compliant, Zicsr, Zifencei)

    C 1 2

  4. clairvoyant clairvoyant Public

    See beyond reality: Image super-resolution carved into silicon (FPGA Ignite 2024)

    VHDL