Hardware Simulation using Icarus Verilog EDA Playground for a half adder circuit design and test bench. By definition, a half adder is a digital circuit that receives two (one bit binary) inputs A and B, and outputs both their sum and carry.
-
Notifications
You must be signed in to change notification settings - Fork 0
hidrogencloride/verilog-halfAdder
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Hardware Simulation using Icarus Verilog EDA Playground for a half adder circuit design and test bench.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published