Skip to content

andsild/TDT4260

Repository files navigation

Comparing Hardware Prefetching Schemes on an L2 Cache

This is the work of group 13 in the course TDT4260 at NTNU. We achieved top-of-class prefetcher speedup in year 2016.

We have implemented three different prefetchers for use with m5 simulator. We ran them with selected programs from the SPEC2000 benchmark.

Running

The m5 simulator will typically look for a "prefetcher.cc". Copy either of rpt/dcpt/pdfcm to execute them. If you want the compile script, feel free to open an issue or contact us :)

Documentation

We wrote a report and published it at
https://www.researchgate.net/publication/301564549_Comparing_Hardware_Prefetching_Schemes_on_an_L2_Cache

Notes

Our benchmark was executed using only the L2 cache with 8 KB of memory.

License

MIT