Skip to content

Issues: VUnit/vunit

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

176 Open 408 Closed
176 Open 408 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Is there a way to specify minimum cycles between stalls for AXI stream VC?
#1013 opened May 1, 2024 by cjmeyer
Question about "blocking" specifically around the bus_master VCI
#1012 opened May 1, 2024 by nathanaelhuffman
Indexing order for 3D integer_array_t doesn't make sense
#1011 opened Apr 30, 2024 by bradleyharden
How to specify test case(s) to run after creating a VUnit instance?
#1010 opened Apr 23, 2024 by cjmeyer
VUnit testcases fail if the testcase name contains a colon (SystemVerilog)
#1009 opened Apr 17, 2024 by PossenigM
VUnit testcases fail if the last character in a testcase name is a whitespace (VHDL)
#1008 opened Apr 17, 2024 by PossenigM
Force stop simulation
#1006 opened Mar 22, 2024 by nselvara
4
Support for CI (reruns) with waveform output CI Enhancement Question Tool: Surfer
#1003 opened Mar 13, 2024 by oscargus
3
Feature Request: real_array_t similar to integer_array_t Builtins Enhancement
#999 opened Mar 11, 2024 by abaebae
3
News fragments of the contributions/modifications done in the last 7 months
#997 opened Mar 11, 2024 by umarcor
6 of 15 tasks
1
GHDL wrong path for stimuli
#988 opened Feb 7, 2024 by albydnc
Providing unit test results in Sphinx documentation
#985 opened Jan 13, 2024 by Paebbels
5
Support for merging coverage results with nvc
#984 opened Jan 3, 2024 by rpatel3001
1 test fals: Failed to find license notice in /usr/ports/cad/py-vunit-hdl/work-py39/vunit-4.7.0/build/lib/vunit/vhdl/osvvm/AlertLogPkg.vhd
#982 opened Jan 2, 2024 by yurivict
1
Provide public API for finding dependent testbench
#977 opened Nov 9, 2023 by javValverde
Feature Request: Support for adding .psl files to allow for Assertion Based Verification
#976 opened Nov 9, 2023 by vhdlp
2
Parameters for alternative wave form viewer Enhancement Tool: GtkWave Tool: Surfer
#970 opened Nov 3, 2023 by oscargus
1
VUnit GHDL docker image crash
#968 opened Nov 1, 2023 by albydnc
Add Support for Vivado Block Design in simulation
#963 opened Oct 19, 2023 by SzymonHitachi
1
Feature: axi master implementation
#960 opened Sep 28, 2023 by DavidMartinPhios
2
Question: Pass/Fail criteria checked in Python Script
#958 opened Sep 20, 2023 by bryankerr1986
3
package "tests" in Python path?
#957 opened Sep 18, 2023 by dodotronix
Data loss in AXI Slave VC
#953 opened Aug 15, 2023 by hcommin
Acceptance test failure for GHDL 3.0.0 under WSL2
#952 opened Aug 7, 2023 by halfow
Trying to parameterize a Verilog module that name is not lower-case causes error.
#944 opened Jul 12, 2023 by piotrva
1
ProTip! Mix and match filters to narrow down what you’re looking for.