Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

clockgated: reorganized commit of memblock clockgated #2928

Open
wants to merge 52 commits into
base: master
Choose a base branch
from

Conversation

Maxpicca-Li
Copy link
Member

No description provided.

cai luoshan and others added 30 commits April 26, 2024 17:37
* LoadQueueRAR: Clock gating optimization

* LoadQueueRAW: Clock gating optimization
* TLB(tmp): add enable signal to RegNext

* TLB TLBStorage PTW: add enable signal to RegNext
RegNext -> RegEnable/GatedValidRegNext

TODO: L2TLB: reg-file(dup) add Ren
L2TLB.scala: RegNext->RegEnable, add 'ren' to reg-file
…eQueue & StoreQueueData & VirtualLoadQueue : RegNext --> GatedValidRegNext/GatedRegNext
L2TLB: sfence_dup(RegNext->RegEnable); csr_dup(add csr_modified?)

delete annotation
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

5 participants