Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Memblock: Merge memblock timing fixes into master #2917

Open
wants to merge 28 commits into
base: master
Choose a base branch
from

Conversation

cz4e
Copy link
Contributor

@cz4e cz4e commented Apr 24, 2024

Completed:
✅ Disable fast wakeup for new-backend (unsupport)
✅ Physically disable DCache Tag/Data ECC
✅ Prefetcher support 3Load
✅ Optimize pmp timing (#2546)
✅ Use valid instead of select for source selector
✅ Optimize vaddr generate logic

WIP:
❌ Move loadPc buffer from Memblock to Backend (need backend support)
❌ Perform signed ext in RS (need backend support)
❌ Add detailed model to replace sim model (need backend support)

@cz4e cz4e added the timing Fix bad timing label Apr 24, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
timing Fix bad timing
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

4 participants