Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

backend merge master #2802

Closed
wants to merge 1,202 commits into from
Closed

backend merge master #2802

wants to merge 1,202 commits into from

Conversation

huxuan0307
Copy link
Contributor

No description provided.

sinsanction and others added 30 commits February 19, 2024 12:54
eastonman and others added 11 commits March 22, 2024 16:14
commit 5e916e7
Author: Easton Man <me@eastonman.com>
Date:   Tue Mar 5 19:43:21 2024 +0800

    bpu: revert RegEnable on reset_u

commit 37153f8
Author: Easton Man <me@eastonman.com>
Date:   Tue Mar 5 14:13:25 2024 +0800

    bpu: remove LFSR clock gating

commit 6cd72ef
Author: Easton Man <me@eastonman.com>
Date:   Sat Mar 2 13:25:54 2024 +0800

    bpu: use RegNextWithEnable in Valid[T]

commit e6b2fa7
Author: Easton Man <me@eastonman.com>
Date:   Fri Mar 1 16:41:21 2024 +0800

    bpu: fix missing control sig

    some control signal inside Tage is using data signals from io
    this commit add io control to these signals

commit 09cf425
Author: Easton Man <me@eastonman.com>
Date:   Fri Mar 1 15:38:31 2024 +0800

    bpu: port clock gating opt from nanhu

    this commit ports clock gating optimization from nanhu if applicable,
    most ungated register is opted

    Co-authored-by: Liang Sen <liangsen20z@ict.ac.cn>
commit b42b57f
Author: ngc7331 <ngc7331@outlook.com>
Date:   Fri Mar 1 18:09:59 2024 +0800

    Bump utility

commit 8289b1a
Author: Liang Sen <liangsen20z@ict.ac.cn>
Date:   Tue Aug 16 10:58:09 2022 +0800

    ICache: Clock gating optimization

    cherry-picked e9ef1b0

commit 6239112
Author: Liang Sen <liangsen20z@ict.ac.cn>
Date:   Mon Aug 15 17:32:57 2022 +0800

    ICache: Clock gating optimization

    cherry-picked 1de1aa1

commit 7b6d1db
Author: Liang Sen <liangsen20z@ict.ac.cn>
Date:   Tue Aug 16 10:33:13 2022 +0800

    IFU: Clock gating optimization

    cherry-picked 0f65b04
commit 8a573db
Author: Easton Man <me@eastonman.com>
Date:   Fri Mar 15 21:23:11 2024 +0800

    ftq: fix ftb_entry_mem #0 port assign

commit 7ce653a
Author: Easton Man <me@eastonman.com>
Date:   Fri Mar 15 21:22:15 2024 +0800

    ftq: use RegEnable instead in anonymous RegNext

commit f34a341
Author: Easton Man <me@eastonman.com>
Date:   Wed Mar 6 15:17:16 2024 +0800

    ftq:  ftb_entry_mem ren problem work around

commit 6de13bd
Author: Easton Man <me@eastonman.com>
Date:   Tue Mar 5 21:22:54 2024 +0800

    ftq: fix reset assertion

commit 23c57fe
Author: Easton Man <me@eastonman.com>
Date:   Tue Mar 5 21:11:11 2024 +0800

    ftq: fix commitStateQueue update status

commit fd86e7a
Author: Easton Man <me@eastonman.com>
Date:   Tue Mar 5 15:15:41 2024 +0800

    ftq: port nanhu clock gating

    Co-authored-by: Liang Sen <liangsen20z@ict.ac.cn>
commit 4cd37b9
Author: Easton Man <me@eastonman.com>
Date:   Sat Mar 16 13:46:11 2024 +0800

    bump utility version

commit 4551439
Author: Easton Man <me@eastonman.com>
Date:   Tue Mar 5 22:31:28 2024 +0800

    bpu: gate reset_vector
commit 7cb9848
Author: Easton Man <me@eastonman.com>
Date:   Fri Mar 15 23:18:21 2024 +0800

    bpu: gate s0 registers when s0_stall
commit 4cd37b9
Author: Easton Man <me@eastonman.com>
Date:   Sat Mar 16 13:46:11 2024 +0800

    bump utility version

commit 4551439
Author: Easton Man <me@eastonman.com>
Date:   Tue Mar 5 22:31:28 2024 +0800

    bpu: gate reset_vector
ftb_entry_mem:
    full ftb_entry: reg->sram;
    origin reg: dlt valid/lower/tarStat/pftAddr/carry/last_may_be_rvi_call/always_taken

ftq_meta_1r_sram:
    dlt Tage_SC: scMeta-tageTakens/scUsed/providerResps-unconf/altDiffers/takens;
    dlt ITTage: altDiffers/taken
    dlt uFTB: pred_way
    dlt RAS: sctr/TOSR/NOS

ftq_redirect_sram->ftq_redirect_mem

Co-authored-by: chenguokai <chenguokai17@mails.ucas.ac.cn>
@huxuan0307 huxuan0307 closed this May 24, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
do not merge Do not merge this pull request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet