Analog-and-Digital-VLSI-Design This repository contains the final report of my ADVD final assignment, wherein I designed 4 input PSUEDO NMOS NOR logic for 180nm SCL technology. The working schematic is as shown below : NOR turend OFF NOR turned ON