Upload TARGET_CY8CPROTO-063-BLE [1515]

Infineon · Jul 5, 2023 · e70e872 · e70e872
1 parent c26fd39
commit e70e872
Show file tree

Hide file tree

Showing 18 changed files with 514 additions and 82 deletions.
diff --git a/COMPONENT_CM0P/TOOLCHAIN_ARM/linker.sct b/COMPONENT_CM0P/TOOLCHAIN_ARM/linker.sct
@@ -141,6 +141,7 @@ LR_IROM1 FLASH_START FLASH_SIZE
     RW_IRAM1 +0 UNINIT
     {
         * (.noinit)
+        * (.bss.noinit)
     }
 
     ; To use unprotected public RAM uncomment the following .cy_sharedmem section placement. Recalculate the HEAP start address.

diff --git a/COMPONENT_CM4/TOOLCHAIN_ARM/linker.sct b/COMPONENT_CM4/TOOLCHAIN_ARM/linker.sct
@@ -147,6 +147,7 @@ LR_IROM1 (FLASH_START + FLASH_CM0P_SIZE) (FLASH_SIZE - FLASH_CM0P_SIZE)
     RW_IRAM1 +0 UNINIT
     {
         * (.noinit)
+        * (.bss.noinit)
     }
 
     ; Application heap area (HEAP)

diff --git a/EULA b/EULA
diff --git a/RELEASE.md b/RELEASE.md
@@ -15,6 +15,10 @@ The CY8CPROTO-063-BLE library includes the following:
 * API documentation
 
 ### What Changed?
+#### v4.2.0
+* Updated linker scripts and startup code to align with mtb-pdl-cat1 v3.4.0
+* Added functionality to enable BSP Assistant chip flow
+* Added capabilities to match BSPS created by BSP Assistant chip flow
 #### v4.1.0
 * Add macro `CYBSP_USER_BTN_DRIVE` indicating the drive mode that should be used for user buttons
 * PSoC 64 boards: Fix cybsp_init not recognizing that a prebuilt CM0+ image is in use when using TFM.
@@ -82,8 +86,8 @@ This version of the CY8CPROTO-063-BLE BSP was validated for compatibility with t
 
 | Software and Tools                        | Version |
 | :---                                      | :----:  |
-| ModusToolbox™ Software Environment        | 3.0.0   |
-| GCC Compiler                              | 10.3.1  |
+| ModusToolbox™ Software Environment        | 3.1.0   |
+| GCC Compiler                              | 12.2.1  |
 | IAR Compiler                              | 9.30.1  |
 | ARM Compiler                              | 6.16    |
 

diff --git a/bluetooth/cybsp_bt_config.c b/bluetooth/cybsp_bt_config.c
@@ -31,7 +31,10 @@ const cybt_platform_config_t cybsp_bt_platform_cfg =
 
     .controller_config                      =
     {
-        .sleep_mode                         = { .sleep_mode_enabled = 1 },
+        .sleep_mode                         =
+        {
+            .sleep_mode_enabled             = CYBSP_BT_PLATFORM_CFG_SLEEP_MODE_LP_ENABLED,
+        },
     }
 };
 

diff --git a/bluetooth/cybsp_bt_config.h b/bluetooth/cybsp_bt_config.h
@@ -33,6 +33,11 @@
 extern "C" {
 #endif
 
+#if !defined(CYBSP_BT_PLATFORM_CFG_SLEEP_MODE_LP_ENABLED)
+/** If not already defined, the sleep mode LP is enabled. */
+#define CYBSP_BT_PLATFORM_CFG_SLEEP_MODE_LP_ENABLED      (1)
+#endif
+
 /** Bluetooth platform configuration settings for the board. */
 extern const cybt_platform_config_t cybsp_bt_platform_cfg;
 

diff --git a/bsp.mk b/bsp.mk
@@ -50,6 +50,7 @@ DEVICE_CYBLE-416045-02-device_CORES:=CORE_NAME_CM0P_0 CORE_NAME_CM4_0
 DEVICE_CYBLE-416045-02-device_DIE:=PSoC6ABLE2
 DEVICE_CYBLE-416045-02-device_FEATURES:=NA
 DEVICE_CYBLE-416045-02-device_FLASH_KB:=1024
+DEVICE_CYBLE-416045-02-device_SRAM_KB:=288
 DEVICE_LIST:=CYBLE-416045-02-device
-DEVICE_TOOL_IDS:=bsp-assistant bt-configurator capsense-configurator capsense-tuner device-configurator dfuh-tool fw-loader library-manager lin-configurator ml-configurator project-creator seglcd-configurator smartio-configurator
+DEVICE_TOOL_IDS:=bsp-assistant bt-configurator capsense-configurator capsense-tuner device-configurator dfuh-tool library-manager lin-configurator ml-configurator project-creator seglcd-configurator smartio-configurator
 RECIPE_DIR:=$(SEARCH_recipe-make-cat1a)
diff --git a/config/design.modus b/config/design.modus
@@ -126,6 +126,7 @@
                     <Personality template="fll" version="4.0">
                         <Param id="configuration" value="auto"/>
                         <Param id="desiredFrequency" value="100.000"/>
+                        <Param id="enableOutputDivider" value="false"/>
                     </Personality>
                 </Block>
                 <Block location="srss[0].clock[0].hfclk[0]">

diff --git a/cybsp_doc.h b/cybsp_doc.h
@@ -24,7 +24,7 @@
 #include "cyhal_pin_package.h"
 #endif
 /* CAT4 and CAT5 do not have configurators so the BSP defines pins in a non-generated header */
-#if defined(COMPONENT_CAT4) || defined(COMPONENT_CAT5)
+#if defined(COMPONENT_CAT4)
 #include "cybsp_pins.h"
 #else
 #include "cycfg.h"

diff --git a/cybsp_hw_config.h b/cybsp_hw_config.h
@@ -28,6 +28,7 @@
 
 #include "cy_result.h"
 #include "cybsp_types.h"
+#include "cycfg_pins.h"
 
 #if defined(__cplusplus)
 extern "C" {
@@ -37,6 +38,13 @@ extern "C" {
 #define CYBSP_USER_BTN_DRIVE          (CYHAL_GPIO_DRIVE_PULLUP)
 #endif
 
+#ifndef CYBSP_DEBUG_UART_CTS
+#define CYBSP_DEBUG_UART_CTS (NC)
+#endif
+#ifndef CYBSP_DEBUG_UART_RTS
+#define CYBSP_DEBUG_UART_RTS (NC)
+#endif
+
 #if defined(__cplusplus)
 }
 #endif
diff --git a/cyreservedresources.p12 b/cyreservedresources.p12
@@ -0,0 +1,80 @@
+[Device=$$TARGET_MPN$$]
+
+# The "reserved resources" feature is used to ensure that the device configurator reserves the listed items
+# (blocks and routing resources) for exclusive use by the udb-sdio-whd driver's internals. If the UDB_SDIO_P<n> component
+# is changed to use a different port for the SDIO interface, the section of this file which is uncommented must be updated
+
+# Uncomment this section for UDB_SDIO_P2
+#[Blocks]
+#udb[0]
+#peri[0].div_8[0]
+#cpuss[0].dw0[0].chan[0]
+#cpuss[0].dw0[0].chan[1]
+#cpuss[0].dw1[0].chan[1]
+#cpuss[0].dw1[0].chan[3]
+#
+#[RoutingResources]
+#cpuss[0].dw0_tr_in[0]
+#cpuss[0].dw0_tr_in[1]
+#cpuss[0].dw1_tr_in[1]
+#cpuss[0].dw1_tr_in[3]
+#
+#udb[0].tr_udb[0]
+#udb[0].tr_udb[1]
+#udb[0].tr_udb[3]
+#udb[0].tr_udb[7]
+#
+#tr_group[0].input[43]
+#tr_group[0].input[44]
+#tr_group[0].input[47]
+#tr_group[0].input[48]
+
+# Uncomment this section for UDB_SDIO_P9
+#[Blocks]
+#udb[0]
+#peri[0].div_8[0]
+#cpuss[0].dw0[0].chan[0]
+#cpuss[0].dw0[0].chan[1]
+#cpuss[0].dw1[0].chan[1]
+#cpuss[0].dw1[0].chan[3]
+#
+#[RoutingResources]
+#cpuss[0].dw0_tr_in[0]
+#cpuss[0].dw0_tr_in[1]
+#cpuss[0].dw1_tr_in[1]
+#cpuss[0].dw1_tr_in[3]
+#
+#udb[0].tr_udb[0]
+#udb[0].tr_udb[1]
+#udb[0].tr_udb[3]
+#udb[0].tr_udb[7]
+#
+#tr_group[0].input[43]
+#tr_group[0].input[44]
+#tr_group[0].input[47]
+#tr_group[0].input[48]
+
+# Uncomment this section for UDB_SDIO_P12
+[Blocks]
+udb[0]
+peri[0].div_8[0]
+cpuss[0].dw0[0].chan[0]
+cpuss[0].dw0[0].chan[1]
+cpuss[0].dw1[0].chan[1]
+cpuss[0].dw1[0].chan[3]
+
+[RoutingResources]
+cpuss[0].dw0_tr_in[0]
+cpuss[0].dw0_tr_in[1]
+cpuss[0].dw1_tr_in[1]
+cpuss[0].dw1_tr_in[3]
+
+udb[0].tr_udb[3]
+udb[0].tr_udb[9]
+udb[0].tr_udb[10]
+udb[0].tr_udb[14]
+
+tr_group[0].input[46]
+tr_group[0].input[47]
+tr_group[0].input[48]
+tr_group[0].input[49]
diff --git a/cyreservedresources.p2 b/cyreservedresources.p2
@@ -0,0 +1,80 @@
+[Device=$$TARGET_MPN$$]
+
+# The "reserved resources" feature is used to ensure that the device configurator reserves the listed items
+# (blocks and routing resources) for exclusive use by the udb-sdio-whd driver's internals. If the UDB_SDIO_P<n> component
+# is changed to use a different port for the SDIO interface, the section of this file which is uncommented must be updated
+
+# Uncomment this section for UDB_SDIO_P2
+[Blocks]
+udb[0]
+peri[0].div_8[0]
+cpuss[0].dw0[0].chan[0]
+cpuss[0].dw0[0].chan[1]
+cpuss[0].dw1[0].chan[1]
+cpuss[0].dw1[0].chan[3]
+
+[RoutingResources]
+cpuss[0].dw0_tr_in[0]
+cpuss[0].dw0_tr_in[1]
+cpuss[0].dw1_tr_in[1]
+cpuss[0].dw1_tr_in[3]
+
+udb[0].tr_udb[0]
+udb[0].tr_udb[1]
+udb[0].tr_udb[3]
+udb[0].tr_udb[7]
+
+tr_group[0].input[43]
+tr_group[0].input[44]
+tr_group[0].input[47]
+tr_group[0].input[48]
+
+# Uncomment this section for UDB_SDIO_P9
+#[Blocks]
+#udb[0]
+#peri[0].div_8[0]
+#cpuss[0].dw0[0].chan[0]
+#cpuss[0].dw0[0].chan[1]
+#cpuss[0].dw1[0].chan[1]
+#cpuss[0].dw1[0].chan[3]
+#
+#[RoutingResources]
+#cpuss[0].dw0_tr_in[0]
+#cpuss[0].dw0_tr_in[1]
+#cpuss[0].dw1_tr_in[1]
+#cpuss[0].dw1_tr_in[3]
+#
+#udb[0].tr_udb[0]
+#udb[0].tr_udb[1]
+#udb[0].tr_udb[3]
+#udb[0].tr_udb[7]
+#
+#tr_group[0].input[43]
+#tr_group[0].input[44]
+#tr_group[0].input[47]
+#tr_group[0].input[48]
+
+# Uncomment this section for UDB_SDIO_P12
+#[Blocks]
+#udb[0]
+#peri[0].div_8[0]
+#cpuss[0].dw0[0].chan[0]
+#cpuss[0].dw0[0].chan[1]
+#cpuss[0].dw1[0].chan[1]
+#cpuss[0].dw1[0].chan[3]
+#
+#[RoutingResources]
+#cpuss[0].dw0_tr_in[0]
+#cpuss[0].dw0_tr_in[1]
+#cpuss[0].dw1_tr_in[1]
+#cpuss[0].dw1_tr_in[3]
+#
+#udb[0].tr_udb[3]
+#udb[0].tr_udb[9]
+#udb[0].tr_udb[10]
+#udb[0].tr_udb[14]
+#
+#tr_group[0].input[46]
+#tr_group[0].input[47]
+#tr_group[0].input[48]
+#tr_group[0].input[49]
diff --git a/cyreservedresources.p9 b/cyreservedresources.p9
@@ -0,0 +1,80 @@
+[Device=$$TARGET_MPN$$]
+
+# The "reserved resources" feature is used to ensure that the device configurator reserves the listed items
+# (blocks and routing resources) for exclusive use by the udb-sdio-whd driver's internals. If the UDB_SDIO_P<n> component
+# is changed to use a different port for the SDIO interface, the section of this file which is uncommented must be updated
+
+# Uncomment this section for UDB_SDIO_P2
+#[Blocks]
+#udb[0]
+#peri[0].div_8[0]
+#cpuss[0].dw0[0].chan[0]
+#cpuss[0].dw0[0].chan[1]
+#cpuss[0].dw1[0].chan[1]
+#cpuss[0].dw1[0].chan[3]
+#
+#[RoutingResources]
+#cpuss[0].dw0_tr_in[0]
+#cpuss[0].dw0_tr_in[1]
+#cpuss[0].dw1_tr_in[1]
+#cpuss[0].dw1_tr_in[3]
+#
+#udb[0].tr_udb[0]
+#udb[0].tr_udb[1]
+#udb[0].tr_udb[3]
+#udb[0].tr_udb[7]
+#
+#tr_group[0].input[43]
+#tr_group[0].input[44]
+#tr_group[0].input[47]
+#tr_group[0].input[48]
+
+# Uncomment this section for UDB_SDIO_P9
+[Blocks]
+udb[0]
+peri[0].div_8[0]
+cpuss[0].dw0[0].chan[0]
+cpuss[0].dw0[0].chan[1]
+cpuss[0].dw1[0].chan[1]
+cpuss[0].dw1[0].chan[3]
+
+[RoutingResources]
+cpuss[0].dw0_tr_in[0]
+cpuss[0].dw0_tr_in[1]
+cpuss[0].dw1_tr_in[1]
+cpuss[0].dw1_tr_in[3]
+
+udb[0].tr_udb[0]
+udb[0].tr_udb[1]
+udb[0].tr_udb[3]
+udb[0].tr_udb[7]
+
+tr_group[0].input[43]
+tr_group[0].input[44]
+tr_group[0].input[47]
+tr_group[0].input[48]
+
+# Uncomment this section for UDB_SDIO_P12
+#[Blocks]
+#udb[0]
+#peri[0].div_8[0]
+#cpuss[0].dw0[0].chan[0]
+#cpuss[0].dw0[0].chan[1]
+#cpuss[0].dw1[0].chan[1]
+#cpuss[0].dw1[0].chan[3]
+#
+#[RoutingResources]
+#cpuss[0].dw0_tr_in[0]
+#cpuss[0].dw0_tr_in[1]
+#cpuss[0].dw1_tr_in[1]
+#cpuss[0].dw1_tr_in[3]
+#
+#udb[0].tr_udb[3]
+#udb[0].tr_udb[9]
+#udb[0].tr_udb[10]
+#udb[0].tr_udb[14]
+#
+#tr_group[0].input[46]
+#tr_group[0].input[47]
+#tr_group[0].input[48]
+#tr_group[0].input[49]
diff --git a/docs/html/group__group__bsp__bt.html b/docs/html/group__group__bsp__bt.html
@@ -84,6 +84,7 @@
 
 <div class="header">
   <div class="summary">
+<a href="#define-members">Macros</a> &#124;
 <a href="#var-members">Variables</a>  </div>
   <div class="headertitle"><div class="title">Bluetooth Configuration Structure</div></div>
 </div><!--header-->
@@ -95,6 +96,13 @@
 <p >Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at </p><pre class="fragment">http://www.apache.org/licenses/LICENSE-2.0
 </pre><p> Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. </p>
 <table class="memberdecls">
+<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
+Macros</h2></td></tr>
+<tr class="memitem:ga9090c8f19b0abb9792e62f2649044a7e"><td class="memItemLeft" align="right" valign="top"><a id="ga9090c8f19b0abb9792e62f2649044a7e" name="ga9090c8f19b0abb9792e62f2649044a7e"></a>
+#define&#160;</td><td class="memItemRight" valign="bottom"><b>CYBSP_BT_PLATFORM_CFG_SLEEP_MODE_LP_ENABLED</b>&#160;&#160;&#160;(1)</td></tr>
+<tr class="memdesc:ga9090c8f19b0abb9792e62f2649044a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If not already defined, the sleep mode LP is enabled. <br /></td></tr>
+<tr class="separator:ga9090c8f19b0abb9792e62f2649044a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
+</table><table class="memberdecls">
 <tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
 Variables</h2></td></tr>
 <tr class="memitem:gad2a1cd8a260feac884c816510f34c23e"><td class="memItemLeft" align="right" valign="top">const cybt_platform_config_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__bsp__bt.html#gad2a1cd8a260feac884c816510f34c23e">cybsp_bt_platform_cfg</a></td></tr>

diff --git a/docs/html/group__group__bsp__bt.js b/docs/html/group__group__bsp__bt.js
@@ -1,4 +1,5 @@
 var group__group__bsp__bt =
 [
+    [ "CYBSP_BT_PLATFORM_CFG_SLEEP_MODE_LP_ENABLED", "group__group__bsp__bt.html#ga9090c8f19b0abb9792e62f2649044a7e", null ],
     [ "cybsp_bt_platform_cfg", "group__group__bsp__bt.html#gad2a1cd8a260feac884c816510f34c23e", null ]
 ];
diff --git a/docs/html/navtreeindex0.js b/docs/html/navtreeindex0.js
@@ -1,7 +1,8 @@
 var NAVTREEINDEX0 =
 {
 "group__group__bsp__bt.html":[7,4],
-"group__group__bsp__bt.html#gad2a1cd8a260feac884c816510f34c23e":[7,4,0],
+"group__group__bsp__bt.html#ga9090c8f19b0abb9792e62f2649044a7e":[7,4,0],
+"group__group__bsp__bt.html#gad2a1cd8a260feac884c816510f34c23e":[7,4,1],
 "group__group__bsp__errors.html":[7,0],
 "group__group__bsp__errors.html#gaee745bd3fccec6eb2df1e83fc4c9f775":[7,0,0],
 "group__group__bsp__functions.html":[7,1],