Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
ALU.v		ALU.v
README.md		README.md

Repository files navigation

ALU

4 bit ALU in verilog

About

4 bit ALU in verilog

verilog fulladder computer-architecture alu verilog-hdl 4bit latch

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%