A minimalist RISC-V system emulator capable of running Linux kernel
-
Updated
May 16, 2024 - C
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
A minimalist RISC-V system emulator capable of running Linux kernel
🚀 A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
Quark is a single cycle RV32I RISC-V core, The RTL is written in BlueSpec System Verilog (BSV)
Renode - Antmicro's open source simulation and virtual development framework for complex embedded systems
Capability based separation Kernel for embedded RISC-V.
The official repository for the gem5 computer-system architecture simulator.
Speech-to-text, text-to-speech, and speaker recongition using next-gen Kaldi with onnxruntime without Internet connection. Support embedded systems, Android, iOS, Raspberry Pi, RISC-V, x86_64 servers, websocket server/client, C/C++, Python, Kotlin, C#, Go, NodeJS, Java, Swift
A new shift in running programs with shareable URLs
RT-Thread is an open source IoT real-time operating system (RTOS).
Instruction Set Simulator for RISC-V RV32I in C++
A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
Lightweight justice for your single-board computer!
RISC Zero is a zero-knowledge verifiable general computing platform based on zk-STARKs and the RISC-V microarchitecture.
Open-source high-performance RISC-V processor