Discussions

• 1 You must be logged in to vote

  📣

  gem5 bootcamp 2024

  ivanaamit announced Mar 25, 2024 in Announcements

  

  

  1
• 1 You must be logged in to vote

  📣

  Monthly gem5 Developers' Meeting - May 9th at 4pm (UTC)

  ivanaamit announced May 2, 2024 in Announcements

  

  

  2
• 1 You must be logged in to vote

  🙏

  sim_quantum in switchable processor

  hotneutron asked May 5, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  💻

  How to get PC and address when LLC accessed (touched)?

  vvgolikov started May 3, 2024 in gem5-dev

  

  

  0
• 1 You must be logged in to vote

  🙏

  Variable Granularity Ruby Cache Lines

  jmacneal asked Apr 30, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  💻

  Is there a need of a global instruction counter?

  studyztp started Apr 30, 2024 in gem5-dev · Closed

  

  

  0
• 1 You must be logged in to vote

  🙏

  gem5 generated as shared library

  JohnVida asked Apr 29, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  How to browse documentation for the m5.objects Python library ?

  lgheerbrant-psee asked Apr 29, 2024 in Q&A · Unanswered

  

  

  0
• 2 You must be logged in to vote

  💻

  Question about the Indirect Predictor Refactor

  OdnetninI started Mar 22, 2024 in gem5-dev · Closed

  

  

  1
• 1 You must be logged in to vote

  🙏

  ERROR: setuid/setgid execution not supported!

  qqli579 asked Apr 26, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Print packet trace in 4*4 mesh

  hardeep0295 asked Apr 18, 2024 in Q&A · Unanswered

  

  

  2
• 1 You must be logged in to vote

  🙏

  Help, how to support cross page hardware L2 prefetch in ARM core? [ARM][Prefetcher][TLB]

  xfbingshan asked Apr 15, 2024 in Q&A · Unanswered

  

  

  

  

  7
• 1 You must be logged in to vote

  🙏

  All cache blocks are invalid in my FS simulation，where did I go wrong？

  Mutushanshi2020 asked Apr 23, 2024 in Q&A · Closed · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  How to adjust the physical resource usage within the simulation system when using SystemC and Gem5 for simulation?

  g-uooo asked Apr 22, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  how to simulate a Multi-level NUMA in gem5?

  kelark asked Mar 24, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  How to get power consumption in gem5?

  Liorkap asked Mar 31, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Help Building a 3-level Cache (Private L1, Private L2, Shared L3 Hierarchy)

  basharco asked Mar 27, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  How to configure Hybrid memory ("HBM+DRAM") in Gem5 ?

  LujhCoconut asked Apr 7, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Help, how to support cross page hardware L2 prefetch in ARM core? [ARM][Prefetcher][TLB]

  xfbingshan asked Apr 15, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  💻

  Release notes for v24.0

  ivanaamit started Apr 12, 2024 in gem5-dev

  

  

  1
• 1 You must be logged in to vote

  📣

  Monthly gem5 Developers' Meeting - April 11th at 4pm (UTC)

  ivanaamit announced Apr 4, 2024 in Announcements · Closed

  

  

  0
• 1 You must be logged in to vote

  🙏

  help! synchronization of multi-core simulation

  Eric-Zhang-C asked Apr 7, 2024 in Q&A · Answered

  

  

  

  

  3
• 1 You must be logged in to vote

  🙏

  Is it possible to connect NoMali GPU device to the ARM SMMU?

  sammy17 asked Apr 8, 2024 in Q&A · Answered

  

  

  3
• 1 You must be logged in to vote

  🙏

  Two questions about using GEM5 to model memory！

  flyeagle0 asked Mar 27, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  How to confirm what extensions in riscv that supported by gem5 o3cpu?

  Ye-Jinhong asked Apr 7, 2024 in Q&A · Unanswered

  

  

  1