Skip to content

Issues: alexforencich/verilog-ethernet

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

92 Open 61 Closed
92 Open 61 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Bug in udp_checksum_gen
#206 opened Apr 25, 2024 by SebastianSchelle
SGMII design in Stratix 10 using Gx bank
#205 opened Apr 24, 2024 by fpgapsyc
6
Jumbo Frame Support - Not Working
#204 opened Apr 24, 2024 by abu7770
2
test_ip_eth_tx_64.py hangs
#203 opened Apr 19, 2024 by EdwinEstep
4
How to download and install Icarus Verilog in linux environment?
#202 opened Apr 16, 2024 by lizajoseph
1
Is there a block diagram available for the UDP echo server design ?
#201 opened Apr 1, 2024 by lizajoseph
How to simulate and test the verilog-ethernet design?
#197 opened Mar 4, 2024 by lizajoseph
6
Can this design be validated on Alveo u50 card ?
#196 opened Feb 26, 2024 by lizajoseph
9
How To Trigger ARP Mechanism?
#194 opened Feb 23, 2024 by yunusesergun
2
UDP flow
#191 opened Feb 8, 2024 by anushkaASB
1
ExaNIC_X10
#188 opened Jan 16, 2024 by SrodinW
4
VCU 128 Support!
#187 opened Jan 16, 2024 by ABDELRAHMAN123491
3
Does this 10G ethernet library use pause frames for flow control?
#185 opened Jan 3, 2024 by myqlee
4
Can this IP support 100G Ethernet?
#184 opened Dec 25, 2023 by ChomperT
1
Bug in ssio_sdr_in_diff.v
#182 opened Dec 18, 2023 by AlexLao512
PHY MAC latency
#181 opened Nov 29, 2023 by infamalex
1
There is no data return in ZCU106 example design
#180 opened Nov 29, 2023 by JLFu
2
NetFPGA_SUME for kintex ultrascale
#177 opened Nov 24, 2023 by SrodinW
2
Difficulties in putting the DE2-115 example into operation
#176 opened Nov 11, 2023 by Sch-Tim
Question - Verilog-Ethernet vs 1G/2.5G Ethernet Subsystem
#173 opened Oct 25, 2023 by Beauxrel
2
Question about the project coding style
#172 opened Oct 22, 2023 by danieldanino17
I want to send custom data, how should I modify the program?
#170 opened Oct 8, 2023 by qwer872336019
Ethernet Mac micro architecture
#165 opened Aug 19, 2023 by Saurav678910
1G RGMII on KR260
#164 opened Aug 17, 2023 by russell-t
10
Will 100M/1G be supported?
#161 opened Aug 17, 2023 by shenkyw
3
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.