Skip to content

Issues: YosysHQ/picorv32

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

53 Open 117 Closed
53 Open 117 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Verilog HDL Module Instantiation error at hx8kdemo.v(65)
#259 opened Apr 26, 2024 by YapWC
Executing cxxdemo with verilator causing memory out of bound problem:
#256 opened Apr 3, 2024 by SyedFahimuddinAlavi
Issue with branch while using BRAM.
#251 opened Jan 21, 2024 by ashrithaMula
1
Is this project still maintained?
#247 opened Nov 16, 2023 by lk-davidegironi
wbm_sel_o == 0 during read transactions
#246 opened Sep 19, 2023 by epsilon537
JAL instruction not working as expected
#245 opened Sep 10, 2023 by mnasser431998
Why it doesn't has memory module in picoRV code? Why in the testench?
#243 opened Aug 19, 2023 by muhammadnadeem7833
how to access picorv32_pcpi_mul from software?
#242 opened Jun 9, 2023 by suryacharanp
Running new Assembly Code on PicoRV32
#241 opened Jun 8, 2023 by AshvinVaidyanathan
1
Building a pure RV32I Toolchain
#240 opened May 30, 2023 by fjmsouza
[Bug report] Wrong performance counter address
#238 opened May 15, 2023 by flaviens
[Bug report] Performance counters reads are incorrectly required to be of csrrs opcode
#237 opened May 15, 2023 by flaviens
1
[Bug report] Performance counters are not writable
#236 opened May 15, 2023 by flaviens
[Bug report] Some mandatory CSRs are not implemented
#235 opened Apr 27, 2023 by flaviens
[Bug report] Attempt to access a non-implemented CSR should raise an illegal instruction
#234 opened Apr 27, 2023 by flaviens
read delay of PICORV32_REGS must be 0?
#227 opened Feb 17, 2023 by filamoon
1
calling custom IRQ instructions in C code
#225 opened Jan 25, 2023 by QJTM
ERROR: timing analysis failed due to presence of combinatorial loops, incomplete specification of timing ports, etc.
#224 opened Jan 24, 2023 by roby2014
picorv32_waitirq_insn
#221 opened Aug 25, 2022 by htminuslab
2
RISCV32I
#220 opened Jul 30, 2022 by Faisalomari94
hardware trap for RV32E
#219 opened Jun 30, 2022 by tinnguyen909
Q) How to fetch & decode compressed instructions
#215 opened Mar 18, 2022 by mbaykenar
Toolchain: would it make sens to move to gcc-riscv64-unknown-elf and friends only?
#214 opened Mar 9, 2022 by Riesi
2
Building a RV32I Toolchain: undefined reference to `_initialize_string_view_selftests()'
#213 opened Mar 6, 2022 by tommythorn
6
Support for Synchronous Reads for Register File
#208 opened Nov 25, 2021 by ghost
ProTip! Find all open issues with in progress development work with linked:pr.