We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Scala based HDL
Scala 1.5k 298
A FPGA friendly 32 bit RISC-V CPU implementation
Assembly 2.3k 382
A basic SpinalHDL project
Scala 69 58
Labs to learn SpinalHDL
Scala 128 41
The sources of the online SpinalHDL doc
Python 23 58
Forked from jijingg/Spinal-bootcamp
SpinalHDL-tutorial based on Jupyter Notebook
Jupyter Notebook 38 7
Like VexRiscv, but, Harder, Better, Faster, Stronger
Spike, a RISC-V ISA Simulator
RISCV lock-step checker based on Spike
SpinalHDL documentation assets (pictures, slides, ...)
Loading…