Skip to content

Issues: ust-modules/USTSIPIN02

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

7 Open 22 Closed
7 Open 22 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Noise at signal output
#28 opened Nov 25, 2023 by kaklik
@kakl
4
Change of the architecture to FPGA enhancement New feature or request
#17 opened Mar 31, 2023 by kaklik
Backup power supply enhancement New feature or request
#16 opened Mar 31, 2023 by kaklik
Integrated data memory storage enhancement New feature or request help wanted Extra attention is needed question Further information is requested
#15 opened Mar 31, 2023 by kaklik
Sensing element mount enhancement New feature or request
#11 opened Jan 20, 2023 by kaklik
1
Self-test implementation enhancement New feature or request help wanted Extra attention is needed question Further information is requested
#8 opened Nov 22, 2022 by kaklik
1
Temperature measurement of sensig element enhancement New feature or request
#7 opened Nov 2, 2022 by kaklik
1
ProTip! Add no:assignee to see everything that’s not assigned.