#

zinq

Here is 1 public repository matching this topic...

pConst / xilinx_max_power

Stress test power subsystem of your Xilinx FPGA board

development board fpga test power verilog xilinx systemverilog cooling soc shift-register digilent arty ultrascale zinq

Updated Apr 8, 2018
SystemVerilog

Improve this page

Add a description, image, and links to the zinq topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the zinq topic, visit your repo's landing page and select "manage topics."