SPD Reader & Writer with Software Write Protection capabilities supporting Arduino and SMBus
-
Updated
May 24, 2024 - C#
SPD Reader & Writer with Software Write Protection capabilities supporting Arduino and SMBus
High-Speed SystemVerilog SDRAM Controller
Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
A HDL SDRAM controller designed for retro hardware and FPGAs
L2 R4: Synwit 150MHz Cortex-M33 LCD MCU (SWM34S)
SDRAM Controller, written by SystemVerilogHDL, supporting passing parameters including CAS Latency(CL), burst mode enable and burst length, using writing and reading control signal as request/response handshake bus protocol
Simple SDRAM controller written in SystemVerilog
A cache controller implementation in VHDL for the demonstration of SRAM and SDRAM.
SDR SDRAM Controller with Avalon-MM bus; [Bugged, deprecated]
🛠 A SDRAM controller in Verilog HDL
Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation conditions. It was developed for the FloripaSat-2 CubeSat mission.
Add a description, image, and links to the sdram topic page so that developers can more easily learn about it.
To associate your repository with the sdram topic, visit your repo's landing page and select "manage topics."