#

saed32nm

Here is 1 public repository matching this topic...

abdelazeem201 / ORCA

Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology

asic vhdl rtl verilog synthesis synopsys hdl fpga-soc pnr upf asic-design synopsys-vcs synopsys-dc systemonchip synopsys-iccii saed32nm

Updated Sep 10, 2023
Verilog

Improve this page

Add a description, image, and links to the saed32nm topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the saed32nm topic, visit your repo's landing page and select "manage topics."