de10-lite
Here are 27 public repositories matching this topic...
-
Updated
Jul 14, 2019 - Verilog
Simulation platform that enables VHDL-style C++ coding. VCD generation for easy debug. VHDL code generation using C preprocessor. Simple risc-V rv32i SoC example, + Risc-V test suite and gcc bare-metal example. Linux (or WSL) / clang or gcc / risc-v toolchain / quartus required
-
Updated
May 29, 2021 - C
The Design and Implementation of an Autonomous Mars Rover that has full mapping, remote control and power management capabilities.
-
Updated
Jun 17, 2021 - C
Pong game on FPGA Max 10 DE10-Lite, written in VHDL.
-
Updated
Oct 14, 2021 - VHDL
This is a template for projects using the Quartus Prime suite with the DE10-Lite FPGA board.
-
Updated
May 28, 2022 - Verilog
A recreation of Williams Defender 1981 arcade game for DE10-Lite FPGA dev board, written in VHDL.
-
Updated
Oct 13, 2022 - VHDL
A recreation of the popular game Tic-Tac-Toe for the DE10-Lite FPGA dev board, in VHDL.
-
Updated
Jan 27, 2023 - VHDL
Improve this page
Add a description, image, and links to the de10-lite topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the de10-lite topic, visit your repo's landing page and select "manage topics."