#

asic

Here are 316 public repositories matching this topic...

vincent-camus / benchmarking-precision-scalable-mac-units

Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing

asic neural-networks precision-scalable-circuits neural-accelerators configurable-circuits multiply-accumulate

Updated Dec 4, 2019

bakabtw / asic-agent-frontend

Frontend for asic-agent

docker asic reactjs mining

Updated Jun 30, 2023
JavaScript

Toni-Graphics / HardWareLib

A libary to create asics in short time

asic hardware verilog

Updated Mar 24, 2023
Verilog

MKme / tt04-submission-template

Tiny Tapeout 04 Logic IC. Erics submission of his first real microchip doing basic safety chain control

asic tinytapeout

Updated Jul 30, 2023
Tcl

JustinHowes01 / Whatsminer_Log_Visualizer

Log visualizer for Whatsminer ASIC machines

python asic bitcoin python3 whatsminer

Updated Dec 27, 2022
Python

iDoka / russian-semiconductor-companies

List of Semiconductor companies in Russia

list awesome asic fpga russia semiconductor fabless

Updated Apr 12, 2021

msinger / dmg_cpu_b_map

Web-based map of the Gameboy DMG-CPU B with overlays

nintendo asic gameboy electronics reverse-engineering leaflet-map chip game-boy silicon dmg-001 dmg-cpu

Updated May 7, 2024
JavaScript

personal-army-of-4o / nyanMigen

nyanMigen: pretty face for nMigen (https://github.com/nmigen/nmigen)

asic fpga frontend hdl nmigen

Updated Jun 7, 2021
Python

AmrMEid / Digital-Design-Recap

A simple Recap for different Digital Design topics from different references and books.

asic verilog vlsi digital-design vlsi-circuits vlsi-design asic-design

Updated Feb 1, 2023

Essenceia / Blake2

Blake2 RTL implementation

hashing cryptography asic fpga vhdl rtl verilog blake2b blake2 blake2s fpga-accelerator asic-design

Updated Apr 30, 2023
Verilog

Gurusatwik / PWM-Generator

This repository focuses on how to design a PWM Generator with variable Duty cycle

asic fpga verilog-hdl pwm-generator digitalelectronics

Updated Nov 22, 2023
Verilog

wrkanet / tt06-keypad-decoder

A simple keypad decoder for Tiny Tapeout 6 project submission.

Updated Apr 15, 2024
Tcl

arishalreja / fftprocessor

A year before the first iPhone launched (2007), I worked on improving the robustness of WiFi chipsets for mobile devices using a data modulation technique called Orthogonal Frequency Division Multiplexing (OFDM). My main focus was developing a low power design for an OFDM core, which would minimize battery drain; thus avoiding the need for bigge…

asic fpga verilog fft low-power ofdm-wireless-communications

Updated Jan 1, 2021
Verilog

iDoka / statistics-acquisition-module

Statistics Acquisition Module on Verilog

statistics asic generator fpga gdb rtl debug verilog xilinx hdl vlsi axi amba

Updated Jun 21, 2021

10001m / antminer-ip-reporter

Cryptocurrency ASIC mining hardware monitor using a simple web interface

Updated Oct 24, 2023
Python

accelleon / libminer

Async library to abstract query and control of a variety of ASIC miners

Updated Mar 21, 2023
Rust

fold

povik / fold

high abstraction synthesis

asic fpga compiler high-level-synthesis hardware-description-language

Updated Apr 8, 2024
Python

gcode-mirror / ardulon-miner

OpenSource Arduino Miner base on Avalon 2 ASIC chips

arduino asic bitcoin miner

Updated Jun 28, 2020
Python

zengchenglong / zengchenglong.github.io

This is my personal homepage.

asic ai fpga verilog

Updated Mar 29, 2020
JavaScript

mdzakirhussain / vsdopenlaneworkshop

This is about openlane flow for ASIC Design

Updated Jan 31, 2021

Improve this page

Add a description, image, and links to the asic topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the asic topic, visit your repo's landing page and select "manage topics."