Skip to content
#

7-segment-display

Star

Here are 89 public repositories matching this topic...

Language: All
Filter by language
All 89 C++ 35 C 24 Python 9 VHDL 3 Makefile 2 Tcl 2 C# 1 Java 1 JavaScript 1 SystemVerilog 1
Sort: Fewest forks
Sort options
Most stars Fewest stars Most forks Fewest forks Recently updated Least recently updated

Adarsh-Kumar-Nayak / RISC-V-single-cycle-processor-Sum-of-n-numbers

Star 1

This project provides an insight into the internal verification of a 32-bit single cycle processor that implements the Reduced Instruction Set-V and displayed on seven segment on Basys3 FPGA board. The hardware structures were realized using Verilog Hardware Description Language.

processor-architecture fpga processor verilog instruction-set-architecture risc-v fpga-board 7-segment-display risc-v-architecture
  • Updated Dec 7, 2022
  • Tcl

Improve this page

Add a description, image, and links to the 7-segment-display topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the 7-segment-display topic, visit your repo's landing page and select "manage topics."

Learn more